

wireless world circard

Set 15: Pulse modulators

The following article is intended to introduce techniques of conveying analogue information using pulse-train modulation. It describes all the important methods of coding pulse trains and discusses their properties. If you have no previous experience of pulse modulation, we recommend reading this concise summary.

Various ways of producing amplitude and duration-modulated trains are given on cards 1-4, 6, 7 & 10, including two cards whose circuits use the 555 timers. Card 8 is not really a modulator—it gives d.c. motor control schemes using pulse modulated trains. The results are especially interesting in that the motor is operated well outside its normal operating conditions. Card 11 shows how position modulated pulses are derived. Two techniques, relying on a monostable to convert p.d.m. to p.p.m., are described in the article (Figs. 7 & 8), the card giving appropriate waveforms and a circuit.

In pulse-code modulation, card 12, p.a.m. is first produced and quantized, linearly or otherwise, and then coded in a binary way. The attraction of the scheme is improved signal-to-noise ratio over the other methods (the noise hierarchy goes from p.a.m. to p.d.m. to p.p.m. to p.c.m.). Card 9 gives two modulator circuits that produce a train of binary pulses relating to the rate of change of modulating signal between sampling instants, as opposed to instantaneous values, for differential p.c.m. or delta modulation.

Two signals can be modulated onto a single pulse train in the variable slope modulator of card 5, by modifying the slope of both leading and trailing edges. A modification shows that by restricting the dynamic range of the two signals, a third may be modulated as amplitude.

- Pulse amplitude modulator with precision limiter 1
- IC pulse duration modulator 2
- Pulse amplitude modulator with shunt gate 3
- Pulse duration/position modulator 4
- Variable slope modulator 5
- Pulse modulator using 555 timer 6
- CMOS pulse amplitude/duration modulator 7
- DC motor control using p.d.m. 8
- Delta modulators 9
- DC amplifier/pulse duration modulator 10
- Pulse position modulator 11
- Pulse code modulator 12

Pulse modulators

Systems using amplitude modulation, frequency modulation and phase modulation use a sinusoidal carrier which has one of its characteristics—amplitude, frequency or phase—varied under the control of an analogue signal of message $x(t)$. In pulse modulation systems the carrier may be considered to be a periodic, rectangular pulse train $c(t)$ as shown in Fig. 1. The pulse train has an amplitude A_c , a pulse width τ_c and a fundamental frequency $f_c = 1/T_c$.

Amplitude, width or position (in time) of the carrier pulses may be varied as a function of the lower-frequency analogue signal waveform to produce pulse modulation, p.a.m., pulse width (duration) modulation, p.d.m., or pulse position modulation, p.p.m. For all practical applications of pulse modulation, the analogue modulating signal should be band-limited with a suitable filter so that it contains a reasonably well-defined upper frequency component f_m which is the highest significant frequency in the modulating waveform.

Each pulse in a modulated carrier pulse train $y(t)$ contains one sample of information regarding the "instantaneous" value of the modulating signal $x(t)$. The sampling theorem states that all the information in $x(t)$ will be preserved if the samples are evenly spaced and occur at a rate that is not less than $2f_m$. In practice the sampling rate normally exceeds this minimum value by a factor of at least about 1.2.

Pulse amplitude modulation may be considered to be the process of changing the amplitude of a periodic rectangular carrier pulse train in synchronism with, and in proportion to, the instantaneous variations of the modulating analogue signal. Using a sinewave as an example of the modulating signal the p.a.m. waveform shown in Fig. 2 is obtained. The basic form of a pulse amplitude modulator is shown in Fig. 3.

The unmodulated carrier pulse train shown in Fig. 1 has a Fourier series representation

$$c(t) = \frac{A_c \tau_c}{T_c} \left[1 + 2 \sum_{n=1}^{\infty} \left\{ \frac{\sin(\omega_n \tau_c / 2)}{\omega_n \tau_c / 2} \right\} \cos \omega_n t \right]$$

where $\omega_n = 2n/\tau_c$ and $n = 1, 2, 3 \dots \infty$.

With a sinusoidal modulating signal of $A \sin \omega t$, the amplitude of the pulses become $A_c(1 + m_A \sin \omega t)$ where m_A is the modulation index A/A_c which must be < 1 to avoid overmodulation of the pulse train.

The p.a.m. wave shown in Fig. 2 may be considered either as a sinewave amplitude modulating the pulse train, or as the unmodulated carrier sampling the amplitude function $A_c(1 + m_A \sin \omega t)$ over an interval of τ , at a rate equal to the p.r.f. of the pulse train, f_c . The frequency spectrum of the p.a.m. signal may be seen conceptually by considering initially that of the unmodulated carrier which will contain a d.c. component and a theoretically infinite series of sinusoids at $f_c, 2f_c, 3f_c$, etc., which have diminishing amplitude with increasing frequency.




Fig. 1. Carrier pulse nomenclature.

Fig. 2. A p.a.m. waveform—a modulated pulse or a sampled input signal.

Fig. 3. The basic pulse-amplitude modulator.




Fig. 4 (top). In this example of p.d.m., both edges are shifted, modulating the pulse symmetrically.

Fig. 5. The input signal $x(t)$ varies the threshold of a triangular pulse from the integrator to produce p.d.m.

The amplitude modulation will produce a lower sideband and an upper sideband to each of the carrier components $f_c, 2f_c$, etc and a component at the original modulating frequency or band of frequencies. This latter component will have an amplitude of $A_c m_A \tau / T_c$ and may be recovered by passing the p.a.m. wave through a low-pass filter, which also passes the d.c. component. P.a.m. signals are required to preserve the shape of the modulated pulses and therefore suffer from the same signal-to-noise ratio restrictions as a.m. but with a transmission bandwidth requirement of approximately $3/\tau$ Hz. Consequently p.a.m. is more commonly used as a part of the signal processing in other systems than as a system in its own right.

Pulse duration modulation may be considered as the process of changing the width of the pulses in a periodic, rectangular carrier pulse train in synchronism with, and in proportion to, the instantaneous variations of the modulating analogue signal. In p.d.m., either the leading edges or the trailing edges or both edges of the carrier pulse train may be shifted in time due to the modulation. Fig. 4 shows an example of a p.d.m. wave where both edges have been shifted and

the time interval between the centres of successive pulses remains fixed at T_c . With a sinusoidal modulating signal the unmodulated pulse width τ_c becomes $\tau_c (1 + m_w \sin \omega t)$ where m_w is the modulation index τ_m / τ_c which must be ≤ 1 as the pulses cannot have a negative width, τ_m being the maximum deviation of the pulse width from its unmodulated value τ_c .

The p.d.m. wave contains a d.c. component, the original modulating frequencies and the harmonic series of carrier frequencies each of which has an infinite number of sideband pairs associated with it. In practice, not more than about three of these sideband pairs has significant amplitude so the original analogue signal may be recovered by passing the p.d.m. wave through a low-pass filter provided the carrier pulse train has a sufficiently high p.r.f. compared with f_m . The signal-to-noise ratio obtainable with p.d.m. is greater than that obtainable with p.a.m. due to the use of a wider transmission bandwidth, the improvement being similar to that of phase modulation compared with amplitude modulation. One form of pulse duration modulator is shown in Fig. 5.

Pulse position modulation may be considered to be the process of varying the position in time of the pulses in a periodic, rectangular, carrier pulse train in synchronism with, and in proportion to, the instantaneous variations of the modulating analogue signal. These modulated pulses cannot be advanced in time so that they may be considered as being displaced continuously in time with respect to the positions in time where the unmodulated




Fig. 6. Pulse-position modulation.

pulses would have occurred as indicated in Fig. 6. Pulse position modulation can be produced by generating a p.d.m. signal and feeding it into a monostable multivibrator. Figs 7 & 8 show two methods of generating a p.p.m. signal by using a pulse train $p(t)$ having a normal leading or trailing edge with a negative-or-positive slope ramp. The method of Fig. 8 avoids the need to generate a p.a.m. signal as part of the process.

With a sinusoidal modulating signal the "instantaneous" position of the pulses in time may be represented by $z(t) = f_c t + m_p \sin \omega t$ where m_p is the modulation index T_m / T_c , T_m being the peak deviation of pulses from their unmodulated position. The p.p.m. signal may be converted back to p.d.m. or p.a.m. to recover the modulating signal by means of a low-pass filter. Because noise has less effect on the position of pulses compared with its effect on the amplitude or edges of pulses, p.p.m. can provide a better




Fig. 7 (top). A pulse-position modulator.

Fig. 8. The p.a.m. is dispensed with in this system.




Fig. 9. Combined amplitude and width modulation for two information channels.




Fig. 10. Three-channel operation.




Fig. 11. A pulse-code modulator.

signal-to-noise ratio than either p.a.m. or p.d.m.

Sometimes it is useful to convey two modulating signals on the same pulse train without resorting to more complex time-division multiplexing techniques. For example, it is possible to first pulse-width modulate a pulse train with one signal and then pulse-amplitude modulate the p.d.m. wave with a second signal, the resulting p.d.m.-p.a.m. wave appearing like that shown in Fig. 9. Three signals may be made to modulate the same pulse train by using one source to vary the slope of the leading edge, one source to modulate the slope of the trailing edge and a third source to modulate the amplitude of the resulting pulses, as indicated in Fig. 10.

In pulse code modulation the analogue signal to be encoded is band-limited and passed to a sampling gate to produce p.a.m. The p.a.m. signal can have any instantaneous value within its allowed dynamic range and these variations are

converted to a finite number of allowed levels by a quantizer. This process introduces an error into the signal, producing quantization noise which places a fundamental limit on the achievable signal-to-noise ratio. Each quantized p.a.m. sample is then encoded into a group of binary pulses to produce the p.c.m. signal. The number of pulses in each code group is determined by the number of allowed levels in the quantization scheme. For example, speech that has been band-limited to 0.3 to 3.4kHz and sampled at a rate of 8kHz is commonly represented by a 128-level quantization scheme so that a 7-bit code group is required since $128 = 2^7$.

To avoid transmission of the d.c. component in the binary coded pulses the p.c.m. signal is often converted to a bipolar form. Because only the presence or absence of a pulse, rather than its shape, needs to be determined at the decoder a transmission bandwidth of only

about $1/\tau_c$ is sufficient, where τ_c is the width of a pulse within a code group. The binary signals can be identically regenerated during transmission, so the overall signal-to-noise ratio obtainable with p.c.m. is much greater than that with the modulation methods already discussed.

With speech signals a further improvement is obtained by compressing its dynamic range at the encoder and expanding it at the decoder, a process known as companding. The basic processing in a p.c.m. transmitter is shown in Fig. 11 and that for a time-division multiplexed p.c.m. transmitter in Fig. 12.

Delta modulation (Δm), or differential p.c.m., does not transmit pulses related to the instantaneous value of the modulating signal at a sampling instant, but uses a one-bit code to convey information about the rate of change of the modulating signal between successive samples. The greater the rate of change of the analogue modulating signal the greater is the repetition rate of the output pulses.

The basic form of a delta modulator is shown in Fig. 13, where the pulse modulator transmits pulses from the pulse source to the integrator with one polarity if the comparator output is negative and with opposite polarity if the comparator output is positive. Thus the output from the integrator is a stepped waveform that "oscillates" about the continuous input signal waveform $x(t)$, and always attempts to keep this difference at a small value.

As a delta modulator transmits information about the rate of change of the

analogue signal, an overload condition can be reached if the analogue signal changes too rapidly for the successive pulses, of fixed amplitude, to follow the change. The modulating signal can be recovered by feeding the delta modulated signal into an integrator followed by a low-pass filter. Although only a 1-bit code is used in delta modulation, the sampling or pulse rate has a minimum value that is higher than that required by the sampling theorem for p.c.m. For similar performance delta modulation generally needs a wider bandwidth than p.c.m. and the signal-to-noise ratio decreases with increasing frequency. However, the circuitry required in the encoder and the decoder is much simpler than for p.c.m.




Fig. 12. Multi-channel operation in p.c.m. using time-division multiplex.





Fig. 13. The basic delta modulator.

Pulse amplitude modulator with precision limiter



Typical performance

Supply: $\pm 15\text{V}$, $+3.4\text{mA}$,
 -17mA

A_1, A_2 : 741


R_1 to R_6, R_8 : $10\text{k}\Omega$; R_7 : $1\text{k}\Omega$
linear

D_1, D_2 : PS101

V_{in1} : 4-V positive pulse train,
p.r.f. 10kHz, m-s ratio 1:10
 V_{in2} : 1-V pk-pk sine wave,
 $f = 1\text{kHz}$

V_m : -3.2V

V_{out} : p.a.m. output—see
diagrams



Circuit description

In most pulse amplitude modulator realizations the unmodulated carrier is in the form of a low duty-cycle, unidirectional pulse train. So with a symmetrical modulating signal the amplitude of the carrier pulses may be varied over the maximum range of zero to twice their unmodulated value with 100% modulation. The narrower the carrier pulses the greater the conservation of power but this is achieved at the expense of a wider transmission bandwidth for defined performance, as the shape of the pulse tops must be preserved.

A common method of producing p.a.m. is by the use of a diode bridge that allows and prevents transmission of the modulating signal under the control of a carrier switching pulse train. For many applications this technique is acceptable although its accuracy is determined by the characteristics of the diodes. When more precise p.a.m. is required the effects of the diodes can be greatly reduced by using a precision full-wave rectifier, as shown above which effectively reduces the forward diode p.d. by the open loop gain of the operational amplifier A_1 .

When V_{in1} is a unidirectional positive pulse train, V_{in2} is a symmetrical modulating signal and V_m is negative, the output (V_x) from A_1 is zero when $(V_{in2} + V_m)$ is less than V_{in1} and is $-(V_{in1} + V_{in2} + V_m)$

when $(V_{in2} + V_m)$ exceeds V_{in1} . The p.a.m. output from the summing amplifier A_2 is $-V_{in1}$ when $V_x = 0$ and is $(V_{in2} + V_m)$ when V_x is less than zero.

Component changes

Useful range of supply about ± 4 to $\pm 18\text{V}$ with suitable adjustment of V_{in1} , V_{in2} and V_m levels.

V_{in1} (max): 7.5-V pulses

V_{in1} (min): 3.5-V pulses

$|V_m$ (max)| : 3.6V

$|V_m$ (min)| : 2.8V

Max. p.r.f. of V_{in1} : 70kHz

(mark-space ratio of approximately unity required to retain output p.a.m. waveshape).

Circuit modifications

To produce a wholly positive pulse amplitude modulated output waveform instead of a purely negative output, the following changes should be made: V_{in1} is changed to a unidirectional negative pulse train, diodes D_1 and D_2 are connected with reverse polarity and R_7 is connected to the positive supply rail.

With a negative p.a.m. output

signal the alternative biasing arrangement shown above may be used, i.e. a d.c. bias source can be connected in series with the modulation source, V_{in2} , and R_7 and R_8 removed. To produce a purely positive p.a.m. output waveform with this arrangement, the polarity of the V_m bias source and of D_1 and D_2 is reversed as well as that of the carrier pulse train V_{in1} .

Further reading

Graeme, J. G., Tobey, G. E.

and Huelsman, L. P.

Operational Amplifiers—
Design and Applications,
McGraw-Hill, 1971, pp.400/1.


Applications Manual for
Operational Amplifiers,
Philbrick/Nexus, 1965.

Cattermole, K. W., Transistor
Circuits, 2nd edition, Heywood
1964.


Cross references

Series 15, cards 3 & 7.

Series 4, card 3.



IC pulse duration modulator



Typical performance

Supply: $\pm 15\text{V}$, $\pm 12\text{mA}$

IC₁: 748, IC₂: 311

R₁, R₂, R₄, R₅: $1\text{k}\Omega$


R₃: $100\text{k}\Omega$, R₆: $2.2\text{k}\Omega$

C₁: 33nF , C₂: 1nF , C₃: 30pF

V_{in1}: 400mV pk-pk square

wave at 100kHz

V_{out}: 28V pk-pk



Circuit description

In pulse width modulation, the unmodulated pulse train is often in the form of a square wave having a constant pulse repetition rate. The duty cycle of this square wave is then varied under the control of a d.c. or low-frequency modulating signal. The source waveform of the carrier signal may take various forms, e.g. a sine wave which is converted to a square wave for application to an integrator and comparator. The integrator converts the square wave to a triangular wave which is applied to one input of the comparator. In the absence of modulation, which is applied to the other input of the comparator, the output is a periodic pulse-train or square wave having a fixed duty cycle.

With a modulating signal applied to the second comparator input, the duty cycle of the output pulse train varies in sympathy with changes in the modulating waveform's instantaneous value, as the comparator's output state changes when the modulation input level exceeds or falls below that of the square wave applied to its other input. The above diagram shows an integrated circuit version using a voltage comparator and a general-purpose, externally-compensated operational amplifier for the integrator. Capacitor C₁ removes any d.c. component from the input square wave and R₃ provides d.c. negative feedback to define the mean output voltage of the

triangular wave. The overall linearity obtainable is a function of the linearity of the triangular waveform applied to the comparator.

Component changes

Supply variation: ± 2.2 to $\pm 18\text{V}$
 $f_{\text{max}} \approx 200\text{kHz}$ with components shown. Change integrator time constant for different carrier p.r.f.s. Unidirectional pulse width modulation can be produced by feeding the integrator with a train of narrow pulses and hence a sawtooth is applied to the comparator.

The comparator may be fed directly from a triangular or sawtooth wave source.

Circuit modifications

If source voltage is large, the input to the integrator may be clamped using a pair of back-to-back diodes (PS101,

1N914, etc.) as shown left.

When the available carrier source waveform is in the form of a sine wave it may be converted to a suitable form for application to the integrator by the circuit shown centre which amplifies and clips the output signal applied to the integrator. The input coupling capacitor of the original integrator can be dispensed with. Suitable components could be IC₃: 741; D₃: small silicon diode; R₇: $100\text{k}\Omega$; R₈, R₉: $1.5\text{k}\Omega$; R₁₀, R₁₁: $1\text{k}\Omega$. Resistors R₈ and R₉ can be trimmed to provide a symmetrical triangular wave at the output of the integrator. Instead of allowing the comparator's output to swing between approximately $\pm V$ its excursions may be limited by including a pair of back-to-back zener diodes as shown right.

Further reading

Eimbinder, J. (Ed.), Linear

IC's: Theory and Applications, Wiley, 1968, pp.15-7.


Graeme, J. D. and Tobey, G. E., Operational Amplifiers. McGraw-Hill, 1971, pp.412/3.

Cross references


Series 15, cards 4, 6, 7, 8, 10 & 11.

Series 2, card 1.


Series 3, card 1.



Variable slope modulator



Typical performance
 Supplies: $\pm 25V$, $+2mA$, $-5mA$
 $\pm V_1$, $\pm 6V$, $+14mA$, $-13mA$
 $+V_2 = +3V$, $14mA$
 Tr₁, Tr₄, Tr₅, Tr₇: BC125
 Tr₂, Tr₃, Tr₆: BC126
 Diodes: PS101; R₁, R₄, R₈, 10k Ω
 R₂, R₇: 2.7k Ω ; R₃, R₆: 1.5k Ω
 R₅: 27k Ω
 R₉: 100 Ω ; R₁₀: 820 Ω
 C₁ to C₄: 50 μF
 C₅: 1nF; V_x $+8.2V$
 V_y $-8.8V$
 v_{in3} 1V pk-pk square wave,
 p.r.f.: 40kHz
 See V_{out} waveform opposite for
 v_{in1} and v_{in2} available range



Circuit description

When a capacitor is charged or discharged with a constant current, the p.d. across it changes linearly with time. In the circuit shown the unmodulated output pulse train is in the form of a trapezoidal wave having the same p.r.f. as the input square wave (V_{in3}) and having leading and trailing edge slopes determined by V_x and V_y respectively.

When V_{in3} goes positive, Tr₃ is switched on and passes the constant current from Tr₁ to charge C₅. The magnitude of this current, and hence the rate of rise of V_{C5}, is set by R₁ and is linearly related to V_x. When V_{in3} goes negative, Tr₆ discharges C₅ with a constant current through Tr₄. The magnitude of this current is set by R₈ and is linearly related to V_y.

Thus the slopes of the leading and trailing edges of the pulse-train output waveform from the emitter follower Tr₇ are controlled by V_x and V_y respectively, which can be made to vary independently by sources of modulation V_{in1} and V_{in2}. The p.r.f. of the carrier pulse train V_{in3} is much greater than the modulating frequencies, so the square-wave half-cycles may be considered to be alternately sampling the signals V_{in1} and V_{in2}. During the sampling intervals, the instantaneous values of these signals therefore vary the

slopes of the output waveform about their mean positions set by R₁ and R₈. Positive peaks of V_{out} are clamped by D₄ and +V₂.

Component changes

v_{in1} (max) = v_{in2} (max) \approx 760mV (1kHz)
 Minimum frequency of v_{in1} and v_{in2} < 10Hz
 v_{in3} (min) \approx 700mV pk-pk
 Max. p.r.f. of v_{in3} \approx 200kHz with C₅ = 47pF
 Min. duty cycle of v_{in3} 30%
 Min. load resistance \approx 220 Ω
 Vary +V₂ to set v_{out} positive peak in range 0 to +3.5V
 Vary V_{out} leading edge slope with +V₁ in range +3 to +6.6V
 Vary V_{out} trailing edge slope with -V₁ in range -6 to -7.5V
 Reduce R₃ to reduce rise time of V_{out}

Reduce R₆ to reduce fall time of V_{out}

Circuit modifications

If the dynamic range of the modulating signals is restricted, the variations in the slopes of the leading and trailing edges of the output waveform will never be sufficient to cause the latter to assume a "triangular" pulse shape. With this restriction, V_{out} is a constant-amplitude trapezoidal pulse train with its positive peaks clamped by D₄ at +V₂. Hence, a third signal (V_{in4}) may be superposed on the +V₂ supply to provide trapezoidal-pulse amplitude modulation as shown left with V_{out} assuming the variations indicated below the circuit. One method of modulating the clamp voltage is shown right which uses an emitter-follower. All channels


are no longer independent of each other since the maximum value of V_{C5} is determined by the charging current to C₅ which in turn depends on V_{in1}. Transistor Tr₃ may be a general-purpose type, typical component values being: V₃ +9; R₁₁ 100k Ω ; R₁₂ 47k Ω ; R₁₃, R₁₄ 470k Ω ; C₆, C₇ 50 μF .

Further reading


Lee, D. N. Rise-time adjustment independent of fall time, *Electronics*, vol. 38, 1965, p.76.
 Kruse, E. K. and Dobbs, D. Triple-channel modulation of a single pulse train. *Electronic Engineering*, April 1971, pp.36/7.

Cross reference

Series 15, card 7.



Pulse modulation using 555 timer



Circuit description

Modulation of pulse period or repetition-rate may be carried out independently by control of the threshold voltages or the charging rate of the timing capacitor in astable circuits. In the 555 timer a constant-current charging C gives a linear ramp. Upper threshold is equal to the potential at pin 5, v_{mod} , and the lower threshold to $v_{mod}/2$ by virtue of the internal potential divider. The capacitor is thus charged through $v_{mod}/2$ at a constant rate, giving a period that is a linear function of the modulation potential provided that the discharge time is very short. This indicates a low value for R_2 , which may be reduced to zero (except where large values of C would result in the 200mA current limit of the discharge transistor being exceeded for long periods). The constant current is critical to the linearity, since for the usual astable with a resistor from pin 7 to V_s , the charging rate varies throughout the cycle. For example, as v_{mod} approaches V_s the fractional increase in period is greater than that of the modulation voltage. One possible constant-current circuit is the enhanced current mirror. This requires a low terminal p.d. for the constant-current transistor Tr_2 , i.e. the constant-current stage does not impose a limit on the upper threshold/modulation voltage that can be used. Since the charging current is proportional to the supply voltage (ignoring V_{be} effects) the frequency


stability is supply-dependent, in contrast with the basic mode where increased threshold voltages and charging currents neutralize each others' effects on frequency.

Component changes

V_s : +4.5 to +18V
 C : 100p to 100 μ F. Taken in conjunction with suitable charging currents, the frequency range extends from \ll 1Hz to $>$ 100kHz.
 I : May be as low as 1 μ A for very long periods, but should exceed 10 μ A for reasonable stability of period. Up to 10mA permissible for high frequency generation.
 R_2 : Should limit discharge current at pin 7 to 200mA. May be reduced to zero for low values of C in most cases, though peak currents exceed this rating for very short times. This reduces duration of low-

Typical performance

IC: NE555V
 Supply: +12V
 C : 4.7nF
 R_2 : 1k Ω , $I=100\mu$ A*
 v_{mod} : 5V
 Period: 150 μ s
 Output: Duration of low-state 6 μ s,
 for load resistance 1k Ω
 *Current may be provided by any constant-current circuit; that shown is one example for which Tr_1 to Tr_3 are elements of IC type CA3084; $R_1=47k\Omega$.



state of output towards zero. v_{mod} : For V_s of 12V, v_{mod} may range from 1.5 to 9V. The minimum value is of the same order at other supply voltages, while the upper is about 70% of V_s or greater for $V_s > 10V$. At low supply voltages internal V_{be} drops restrict the range further.


Circuit modifications

In circuits based on capacitor charging to define the period of the waveform, then constant current charging linearizes the waveform and, for defined switching points, the period will be inverse to the current, i.e. the frequency will be a linear function of the current. A simple adaptation is to apply the modulation to the current generator—a simpler current mirror is shown as an example with the diode p.d. introducing


an offset to the v_{mod} /frequency graph together with some drift. Again, $R_2 \rightarrow 0$ minimizes flyback-time errors. If a clock generator is applied to the monostable in Fig. 2 then the output is at the clock frequency but with a pulse width controlled by the modulation voltage, i.e. p.d.m. Again, for linear modulation the waveform at C has to be linearized by the addition of a constant-current stage. The clock interconnection from a previous 555 may be as shown. The circuit may be conveniently implemented with a dual 555, but any other astable giving a negative-going edge approaching supply-voltage magnitude may be used.

Cross references

Series 15, cards 2, 4, 7, 8, 10 & 11.
 Series 3, card 9.



CMOS pulse amplitude/duration modulator

**Typical performance**

V_{DD} : +10V, 830 μ A; V_{SS} : 0V

A_1, A_2 : $\frac{1}{3} \times$ CD4007

Tr_1 : $\frac{1}{6} \times$ CD4007; R_1, R_2 : 1M Ω


R_3 : 10M Ω ; R_4 : 10k Ω

V_{in1} : 11V pk-pk 50kHz

triangular wave superposed on +2.1V d.c. bias to make V_{out1} a square wave

V_{in2} : Pulse-width modulation source is 500mV pk-pk at 1kHz

V_{in3} : Pulse-amplitude modulation source 2V pk-pk at 2kHz superposed on a d.c. bias of +5V

**Circuit description**

In the circuit shown a c.m.o.s. Schmitt-trigger circuit is formed by using A_1 and A_2 as a cascaded pair of inverters with positive feedback. In the absence of modulation, ($V_{in2} = 0$) the Schmitt switching action is determined by the ratio R_3/R_1 and V_{in1} . Provided R_3/R_1 is less than the forward gain in the linear region of the inverters, the switching action of the Schmitt follows the threshold crossings of the triangular wave input, V_{in1} . With a 10-V supply the Schmitt switches to + V_{DD} when V_{in1} exceeds about +2.4V and switches back to V_{SS} (0V) when V_{in1} falls below about +1.85V.

For the purposes of pulse-width modulation it may be required to produce an unmodulated square-wave output (V_{out1}) and this may be obtained by superposing V_{in1} on a suitable d.c. bias (+2.1V) to produce unity mark-to-space ratio. This ratio may then be varied by causing the switching times of the Schmitt to be controlled by the p.d.m. signal (V_{in2}) which is conveniently fed to the A_1 input through R_2 .

The p.d.m. signal is fed to Tr_1 which provides a similar output waveform but with its positive peak amplitude determined by the voltage to which R_4 is returned. Hence by returning R_4 to a second source of modulation (V_{in3}) a waveform (V_{out2}) results which is simultaneously modulated in both amplitude and duration.

Component changes

Useful range of V_{DD} +3 to +15V

Maximum useful V_{in1} frequency 150kHz

Maximum pulse width modulation is achieved with $V_{in2} \approx 900$ mV pk-pk

Maximum pulse amplitude modulation is obtained with $V_{in3} \approx 12$ V pk-pk superposed on a d.c. bias of +9V

Circuit modifications

The d.c. bias on which V_{in1} is superposed to provide a square-wave output may be dispensed with if a unity mark-to-space ratio is not required. If a low-duty-cycle pulse train output is required, the d.c. bias may be removed and the amplitude of the triangular wave (V_{in1}) reduced so that it is only slightly in excess of the upper threshold level of the Schmitt but sufficient to allow modulation. An approximately square-wave output can be obtained without a d.c. bias if the input triangular wave has a much larger amplitude.

When a d.c. bias is used to control the unmodulated mark-to-space ratio of V_{out} , a constant-current source may be used for this purpose as shown above. One method is to use an integrated circuit current mirror to provide the constant-current bias to set the unmodulated duty cycle as shown right. Negative feedback obtained by the inclusion of the emitter resistor R_5 raises the output

impedance of the current mirror above that of a common-emitter stage.

Pulse duration modulation may be obtained by controlling I_R with the modulation signal.

Further reading

Schmidt, B. Schmitt trigger design uses CMOS logic, *Electronic Design*, vol. 20, April 1972, p.72.


Hart, B. L. Current generators, *Wireless World*, vol. 76, 1970, pp.511-4.

Cross references


Series 15, cards 1 to 6, 8 & 10.

Series 2, card 3.

Series 6, card 4.



DC motor control using p.d.m.



Performance data

Supply: +40V

D₁: 1N4004Tr₁: BFR41Tr₂: TIP3055

R: 1kΩ

V_p: 6V

Pulse frequency: 40 per sec

Motor: 240V, 0.1-h.p.
6500 rev/min universal motor

Circuit description

Circuit shows a pulse driven high-current switch Tr₁ and Tr₂ controlling the voltage applied to a motor. Basic principle involved is identical to that for thyristor driven motors viz that the average applied voltage controls the motor speed. During the pulse mark time Tr₂ conducts and the supply is able to supply current to the motor and during the pulse space time Tr₂ does not conduct and the supply is unable to deliver current. Clearly the greater the mark to space ratio of the pulse train the greater is the average applied voltage and with it the average motor current, I_m. Graphs show the results obtained. The linearity of these results, despite the fact that the motor was being used well outside its specifications, indicates the potential usefulness of the scheme.

Values of V_p and R are not critical so long as they provide sufficient base drive to Tr₁ to effect satisfactory switching and at the same time do not destroy Tr₁. In this case since we are switching currents less than 200mA and the current gain of Tr₁ and Tr₂ is greater than 1000 then the base drive to Tr₁ should be of the order of 0.2mA.

Considerably less may suffice. The pulse frequency is not critical either. Maintaining a constant mark-space ratio, i.e. maintaining a constant average voltage, the motor ran at the same speed when the frequency was varied from 40Hz up to at least 4kHz. At


higher frequencies lack of switching speed in the transistor caused the motor speed to change.

Diode D₁ is the diode normally necessary with motors to prevent damage due to Ldi/dt effects.

Motor speed control by means of a voltage can be obtained by using the p.d.m. section of the p.p.m. shown in card 4; alternatively, the discrete p.d.m. shown in card 10 can be used with alterations to allow for the use of n-p-n rather than p-n-p transistors.

A possible closed-loop speed control scheme is shown left. This will, of course, reduce the effects of nonlinearities, disturbances, etc. If the motor and p.d.m. are known in advance the maximum value of e is fixed and this effectively dictates V_{in}, k_T and the differencing amplifier.

Diagram right shows a position control system; the output transducer need not, of course, be a potentiometer. This scheme has a considerable advantage in performance terms over conventional continuous control systems, because the steady state error



in response to a step input in the presence of coulomb friction is eliminated. This is important in small motors in which brush friction is frequently a large effect when compared with the maximum torque developed by the motor. In continuous systems the torque produced is proportional to the actuating signal 'a' and when this torque is less than the coulomb friction torque the motor shaft stops. Hence, 'a' can be non zero. However, if 'a' is feeding a p.d.m. as shown right, the motor develops maximum torque so long as 'a' is non zero, albeit for shorter and shorter intervals as 'a' reduces. Since the maximum torque is greater than the coulomb friction torque the motor can only come to rest when 'a' is zero.


Further reading

Ghonaimy, M. A. R. and Aly, G. M. Phase-plane method for analysis of pulse-width modulated control systems. *International Journal of Control*, vol. 16, no. 4, 1972, pp.737-50.


Pulse-width modulation for d.c. motor speed control, *Semiconductors (Motorola)* vol. 2, no. 2, 1971, pp.36-8.

Cross references

Series 15, cards 2, 4, 6, 7 & 10.



Delta modulators




Circuit description

A delta modulator encodes an analogue signal into a train of binary pulses that represent the difference between the levels of the input signal at successive sampling times. The encoded pulse train has a repetition rate governed by the rate of change of the analogue signal; the greater this gradient the higher the density of the output pulses produced.

The delta modulator shown above employs a monostable multivibrator with C_5 controlling the monostable period and C_4 acting as a "speed-up" capacitor. The voltage follower A_1 is used as a low-output-impedance buffer between the modulation source and the junction of C_2 and R_2 , R_8 being included to reduce ringing on the pulses at this junction.

In the stable state Tr_1 is on and Tr_2 is off so that a complementary V_{out} waveform is fed to C_3 via R_2 . This signal is added to the modulating signal at the junction of R_2 and C_2 . This composite voltage is compared with a threshold voltage to determine whether the monostable will be triggered to its quasi-stable state. If the composite voltage across C_3 is less than the threshold, the differential clock pulses successfully trigger the monostable via D_1 until the voltage across C_3 is raised sufficiently to exceed the threshold. When this occurs the clock pulses fail to trigger the monostable circuit and C_3 discharges until the modulating signal input exceeds the voltage on C_3 .



Component changes

$+V_{CC}$ (min): +7.4V

$-V_{BB}$ is non-critical: ensures Tr_2 off-state


Max. p.r.f. with above components: 130kHz

v_{in1} (min): 8.8V pk-pk with 1 μ s pulse width and v_{in2} 2V pk-pk

Min. pulse width of v_{in1} \approx 900ns, with 10V pk-pk amplitude and v_{in2} 2V pk-pk
Adjust C_5 for required V_{out} period

Circuit modification

Another monostable form of delta modulator using an integrated circuit is shown above where the width of the output binary pulses is controlled by C_3 . The analogue signal to be encoded (V_{in2}) and the clock pulses (V_{in1}) are fed to the junction of R_1 and D_1 via capacitors C_1 and C_2 respectively.



Typical performance

Supply ($\pm V$): $\pm 12V$, +22mA,

-2.2mA; $+V_{CC}$: +12V

$-V_{BB}$: -5V at 200nA

A_1 : 741; Tr_1, Tr_2 : BC125

D_1 : PS101

R_1 : 10k Ω ; R_2, R_3 : 1k Ω

R_4 : 4.7k Ω

R_5 : 10k Ω ; R_6 : 22k Ω ; R_7 : 330 Ω

R_8 : 100 Ω

C_1 : 50pF; C_2 : 1 μ F; C_3 : 47nF

C_4 : 220pF; C_5 : 1nF

v_{in1} : 10V pk-pk pulses, p.r.f.

50kHz, duty cycle 10%

v_{in2} : 2V pk-pk sinewave at 1kHz

V_{out} (unmodulated) 0 to +12V pulses, p.r.f. 50kHz, m-s ratio 1:3

See overload characteristic

As V_{in2} would normally be a low-output-impedance source the complementary output voltage waveform (pin 6) is integrated by R_1 and C_1 . Clock pulses are fed to the monostable via D_1 after being differentiated by C_2 and R_1 .

If the junction of C_1 and R_1 is at a voltage below the threshold set by the amplitude of the clock pulses, their differentiated edges will trigger the monostable, producing a positive pulse into R_1 . If this junction voltage is above the threshold the clock pulses are prevented from triggering the monostable. Junction threshold voltage is correctly adjusted by varying the amplitude of the clock pulses to cause the output pulse rate to be half the clock pulse rate. Typical components are: monostable—DT μ L9951; R_1 10k Ω ; C_1 50nF; C_2 50pF.


Further reading

Steele, R. and Thomas, M. W. S. Two-transistor delta modulator, *Electronic Engineering*, Sept. 1968, pp.513-6.

Cross reference


Series 15, card 11.

DC amplifier/pulse duration modulator



Typical performance

Supplies: $-V_{CC}$: $-12V$ 9.7mA
 $+V_{BB}$: $+12V$ 1.8mA
 Tr_1, Tr_2 : BC126
 D_1 : PS101; R_1 : $100k\Omega$
 R_2 : $22k\Omega$; R_3 : $2.7k\Omega$
 R_4 : 470Ω ; R_5 : $6.8k\Omega$; R_6 : $1k\Omega$
 C_1 : $100nF$; C_2 : $100pF$
 C_3 : $470pF$
 V_{in1} : $3V$ pk-pk sawtooth at $50kHz$



Circuit description

In the above circuit C_1 , R_1 and D_1 act as a d.c. restorer where the peaks of the sawtooth wave (V_{in1}) are clamped to a level determined by V_{in2} . In the usual application of such a circuit, V_{in2} is a fixed d.c. level and provided that the time constant $C_1 R_1$ is very much greater than the periodic time of V_{in1} the latter will be clamped to the desired level. If a modulating signal, which varies much more slowly than V_{in1} , is used in place of a fixed value of V_{in2} the level to which the peaks of the sawtooth wave is clamped will be controlled by the variations in V_{in2} . Thus, the voltage appearing at the junction of C_1 and R_1 is effectively due to the addition of V_{in1} and V_{in2} .

This combined signal is applied to the input of a two-stage, high-gain, d.c. amplifier containing Tr_1 and Tr_2 which has the same form as a Schmitt trigger but with the hysteresis removed. When the input to this amplifier is large enough to change the state of Tr_1 an output pulse is obtained at Tr_2 collector having an amplitude almost equal to that of the $-V_{CC}$ supply. As the switching threshold is controlled by the level of the modulating signal the duration of the V_{out} pulses is linearly related to V_{in2} over a wide range of the latter—superposed on a suitable negative d.c. bias. Hence, V_{out} is a pulse duration modulated pulse train.

Component changes

With a restricted range of pulse width variation $-V_{CC}$ and

$+V_{BB}$ have useful minimum values of about -2 and $+2V$ respectively.

Circuit modifications

If required, the modulating signal V_{in2} may be superposed on a positive d.c. bias if the polarity of D_1 is reversed. If n-p-n transistors are used in the d.c. amplifier, polarity of the supplies and that of D_1 should be reversed. A different approach to linear pulse-duration modulation is shown here. This circuit uses a monostable multivibrator to set the width of the unmodulated output pulses which have a repetition rate determined by that of the input positive pulse train, V_{in1} . Output pulse width is a linear


function of the modulating signal (V_{in2}) applied to the base of Tr_2 which serves as a constant-current generator. With Tr_1 off and Tr_4 on and saturated D_1 is reverse-biased, if $V_{in2} < V_{CC}$, and C_1 charges. When Tr_1 is switched on by a V_{in1} pulse the charge on C_1 changes at a rate determined by the constant-current transistor Tr_2 until the base-emitter voltage of Tr_4 rises sufficiently to switch Tr_4 on and hence Tr_1 off. Capacitor C_1 is now isolated from Tr_1 collector which therefore switches off rapidly. Typical performance is indicated left, with $+V_{CC}$: $+24V$; R_1, R_9 : 750Ω ; R_2 : $7.2k\Omega$; R_3 : $1k\Omega$; R_4 : 30Ω ; R_5, R_7 : $9.1k\Omega$; R_6 : $100k\Omega$; R_8 : $3k\Omega$; C_1 : $1nF$.

Further reading


Hart, E., Generator permits infinite pulse-width variation, in "100 Ideas for Design", no. 5, Hayden, 1965, p.5.
 Hemingway, T. K., Electronic Designer's Handbook, Business Publications, 1967, pp.17/9.
 Hughes, R. S. Pulse width vs. control voltage made linear by generator in "100 Ideas for Design", no. 5, Hayden, 1965, p.76.

Cross references


Series 15, cards 2, 4, 6, 7, 8 & 11.



Pulse position modulator



Typical performance
 Supply: +5V, +23.5mA
 IC₁: SN74121N
 R₁, R₂: 1kΩ; C₁: 6.8nF
 Pulse duration modulator: see card 10 with Tr₁, Tr₂ BC125 (n-p-n) transistors, +V_{CC}: +5V; -V_{BB}: -5V and D₁ polarity reversed.
 V_{in1}: 3V pk-pk sawtooth at 50kHz
 V_{in2}: Sinewave modulation superposed on a direct bias of +3.75V to give square wave output from modulator



Circuit description
 The pulse-position modulator employs a pulse-duration modulator feeding a t.t.l. integrated-circuit monostable package. Many different pulse-duration modulators could be used to drive the monostable provided that the output pulses are t.t.l.-compatible. The one used was the d.c. amplifier type described in card 10. To provide the required t.t.l. compatibility, the circuit shown in card 10 was modified to use BC125 (n-p-n) transistors with supplies of +V_{CC} +5V and -V_{BB} -5V the polarity of D₁ also being reversed. See card 10 for circuit description. The t.t.l. monostable package provides complementary output pulses which can be initiated in several ways. With the connections shown, input B (pin 5) is held high and input A₂ (pin 4) which is unused is taken to +V_{CC} through a 1-kΩ resistor. In this form the package acts as a monostable circuit providing an output pulse of defined width whenever input A₁ (pin 3) receives a logic-level negative-going trigger pulse. Width of the output pulses is determined by the value of C₁ with R₂ ensuring that this width is obtained accurately and repeatedly. Larger R₂ values for a given C₁ will widen the output pulses. As the negative-going edges fed to the monostable circuit are produced from a pulse duration modulator, times of occurrence will vary in

sympathy with the instantaneous values of V_{in2}. Hence the shift in time of the monostable output pulses is determined by V_{in2} giving pulse-position modulation.


Component changes
 Useful range of supply ≈ +3.5 to +5.25V (minimum value not guaranteed)
 Max. range of V_{in2} ≈ 7V pk-pk superposed on a bias of +3.75V gives pulse shift of ≈ 14μs at p.p.m. output
 Change R₂ and C₁ for different output pulse widths

Circuit modifications
 Pulse-position modulated signals may be produced by a variety of electronic circuits which normally perform the signal processing indicated left. In the upper diagram the modulating signal x(t) is added in a summing amplifier to a pulse train c(t) having a negative-slope ramp. The composite signal x(t) + c(t) is fed to a comparator having a fixed reference level which produces a p.d.m. output w(t) having the modulation on its trailing edge only. Applying w(t) to a monostable gives time-shifted constant-width pulses (p.p.m.) at its output, y(t). In the lower diagram the modulating signal x(t) has been sampled at regular intervals to produce the flat-topped p.a.m. wave p(t). The same sampling pulses are used to trigger a generator producing a synchronous train of pulses c(t) having a negative-

slope ramp. The c(t) and p(t) signals are added as before and fed to a comparator producing a p.d.m. output w(t) which in turn feeds a monostable to produce the p.p.m. output y(t). Reversing the slope of the ramp in c(t) produces leading-edge p.d.m. to feed to the monostable.

Further reading
 TTL data book for design engineers, Texas, 1973, pp.82 & 134-7.

Cross references
 Series 15, cards 2, 4, 6, 9, 10 & 12.
 Series 3, cards 2, 4, 6.



Pulse code modulator




Diagram shows in block form the basic processes used in a single-channel pulse-code modulator. The analogue signal to be encoded, $x(t)$, is passed to a sampling gate via a low-pass filter which defines the bandwidth of the modulation. The sample pulses are of low duty cycle and have a constant p.r.f. (f_s) that is at least twice that of the highest modulating signal component (f_m). In practice $f_s > 2f_m$, e.g. for speech that has been bandlimited to 0.3 to 3.4kHz, $f_s = 8\text{kHz}$. The output of the sampler is a p.a.m. signal which has an infinite possible number of amplitudes that are quantized, uniformly or non-uniformly, into a finite number of allowed levels. Although each sample is converted to the nearest allowed level, quantization inherently introduces errors or quantization noise. Non-uniform quantization of speech produces an improvement in the signal-to-quantization noise ratio.

Each quantized sample of the p.a.m. wave is then encoded into a group of pulses according to a binary code, the number of pulses in each code group being determined by the number of allowed levels in the quantization scheme. For speech transmission 128 levels are normally used, hence a 7-bit code is used ($2^7 = 128$). For transmission, the coded signal is normally converted to a bipolar form to avoid wasting transmitter power by sending a d.c. component containing no information. One such code is alternate-mark-inversion (a.m.i.) which is a pseudo-ternary code


with binary significance. See the works, and their bibliographies, listed under in further reading for detailed system and circuitry techniques. Diagram over shows an adaptive pulse code modulator for encoding speech. In this technique the coding signals change to track the changes in the "envelope" of the speech input $x(t)$ after it has been bandlimited by the filter to 0.25 to 2.4kHz. The output is fed simultaneously to the voltage comparators A_1 , A_2 and A_3 ; A_1 and A_3 together provide updated amplitude information by comparing $x(t)$ with a feedback voltage $V_f(t)$ and its inverse respectively. Comparator A_1 produces an output logic 1 when $x(t) > +V_f(t)$ and A_3 produces a logic 1 output when $x(t)$ is more negative than $-V_f(t)$. The A_1 and A_3 outputs are fed to bistable circuit FF2 via an OR gate, the output of which is sampled at 4.8kHz. Thus, each amplitude information

bit at the FF2 output is a logic 0 when the $x(t)$ sample is in the range $-V_f(t) < x(t) < +V_f(t)$ and is a logic 1 when $x(t)$ is outside this range. The A_2 comparator provides $x(t)$ -polarity information, producing a logic 1 at its output when $x(t)$ is positive and a logic 0 when $x(t)$ is negative. The A_2 output feeds bistable circuit FF1 which is sampled at 4.8kHz to produce polarity bits that are combined with the amplitude information bits in the multiplexer (M), which simply transmits its 2-channel inputs alternately at 9.6kbit/s. $V_f(t)$ is obtained by feeding the FF2 output to a 10ms RC integrator giving a positive output $V_a(t)$ to which is added a small d.c. bias (V_B) to ensure that $V_f(t)$ never falls to zero.


Further reading
Cattermole, K. W., Principles of Pulse Code Modulation, Iliffe 1969.
Sheingold, D. H., Analog-

Digital Conversion Handbook, Analog Devices, 1972.
Renschler, E., Analog-to-Digital Conversion Techniques, Motorola application note AN-471, 1969.
Wilkinson, R. M., Adaptive Pulse Code Modulator for Speech Signals, SRDE report no. 72001, January 1972.

Cross reference
Series 15, card 11.



1. Pulse modulation is not restricted in its application to communication systems and data processing. Amongst the other areas of application is that of switching power amplifiers or class D systems. Recently, sub-divisions of class D have been identified which simplify the filtering of the output (class BD) and a reduction in the switching losses in the power elements (class ABD). In the former version, a set of comparators are fed with a triangular reference waveform and the signal, with a unity gain inverter giving anti-phase drive to one pair of



comparator inputs. A pair of power output stages drives the load such that on large positive inputs comparator 1 output is high except at the positive peaks of the triangular reference wave; comparator 2

goes low at the negative triangular wave peaks. Hence S_A would be gated on except for small time intervals. Throughout the positive half-cycle of the input signal S_B would be held off. The


mean load voltage is thus proportional to the fraction of the time for which S_A conducts during positive inputs. Non-linearity of the triangular wave leads to distortion; push-pull operation reduces even harmonics. For inductive loads S_C must be closed when both S_A and S_B are off.

References

Martin, J. D. Class BD Amplifier Circuit, *Electronics Letters*, 1970, vol. 6, pp. 839-41. See also Daniels, A. R. and Slattery, D. Class ABD Amplifier, *Electronics Letters*, 1974, vol. 10, p. 364.

2. This circuit is aimed at producing positive half-sinusoidal envelopes with respect to zero voltage reference, with modulation at 100%.

For absolute rectification, the diodes are included in the feedback loop of the inverting operational amplifier. The gain constraint on the input pulses is then limited by the power supply levels of the op-amp. During the negative part of the modulating signal, the amplifier output swings positively by an amount depending on the ratio of



R_3/R_2 plus the drop across D_1 . The input pulses are therefore

forced to swing within this limit, but note that the pulse

amplitude must be sufficiently great relative to the modulation amplitude to obtain 100% modulation. Overdriving the pulse level by 20% more than required is suggested. Full sine wave modulation can be obtained by adding another resistor to the summing input X, and applying an appropriate negative bias level.

Reference

Quick, D. Improve amplitude modulation of fast digital signals, *EDN*, Sept. 20, 1975.

3. D.c. potentiometers normally depend on the precise ratio of a pair of resistances; that ratio has to be variable over a wide range to give the high resolution needed. This circuit replaces the precise ratio of resistances by the ratio of time intervals. These intervals are controlled by a digital clock, and the clock frequency is not critical as it is only the ratio of the times for which the input switch is connected to inputs 1 and 3 respectively. As with conventional chopper-circuits

the switch should combine minimal input offset with maximum switching speed. The original paper uses a mechanical switch at the input, with a series-shunt switch at a

later stage (not shown) to inhibit response to the switching transient. The final switch activates a sample-and-hold circuit that stores the integrator output. The final

output thus has minimal ripple except during an input step to which it responds rapidly (99.9% within two sample periods is claimed). Additional applications noted include current comparison and cascaded voltage division from values as high as 1kV. The overall accuracy is claimed to be $\pm(0.1 \text{ p.p.m.} + 5\mu\text{V})$.

Reference

Sugiyama, T. & Yamaguchi, K. Pulsewidth modulation d.c. potentiometer, *IEEE Trans. Instrum. and Meas.*, 1970, pp. 286-90.

