
CECSION CONTRACTOR OF CONTACTOR OF CONTACTOR OF CONTACTOR OF CONTACTOR OF CONTACTOR OF

Power-supply interrupter fights ESD-induced device latch-up

Emerson Segura, Lifescale Global Diagnostics Inc, Toronto, ON, Canada

Under certain conditions, ESD events can damage digital circuits by causing latch-up. For example, when ESD triggers them, parasitic transistors normally formed as parts of a CMOS device can behave as an SCR (silicon-controlled rectifier). Once ESD triggers, the SCR presents a lowresistance path between portions of the CMOS device and conducts heavily. Damage to the device can result unless you immediately remove power from the circuit. ESD from human interaction presents a significant problem for mobile industrial and medical devices. For adequate ESD protection, most medical and industrial devices require a grounded return path for ESD currents. In the real world, mobile devices may serve in environments in which properly grounded power outlets are unavailable. To protect expensive equipment from latch-up failures even when no ESD ground is present, you can add the power-interruption circuit shown in **Figure 1** to prevent damage when ESD-induced latch-up occurs. Under normal conditions, current drawn by ESD-susceptible devices develops a small voltage across sense resistor R_6 . A voltage divider formed by R_4 and R_5 defines a reset-current threshold for the LED portion of optoisolator IC₁, and, under normal operational current consumption, the LED remains dark.

The output of IC₁ controls the gate bias applied to MOSFET Q₁, which is normally on. When latch-up occurs, power-supply current drain rapidly increases by an order of magnitude or more. The large voltage drop developed across R_6 forward-biases IC₁'s LED,



DIs Inside

70 High-impedance FET probe extends RF-spectrum analyzer's usable range

72 Watchdog circuit protects against loss of battery charger's control signals

78 Circuit adds foldback-current protection

which in turn drives IC_1 's phototransistor into conduction and shuts off Q_1 , interrupting dc power to ESD-susceptible devices for several milliseconds. In addition, the system's firmware design must allow for automatic recovery from a power interruption.

The following describes the relationship between the reset-current threshold and the values of R_4 and R_5 : $(R_4+R_5)/R_4=(I_T\times R_6)/V_{LED}$, in which $I_T \ge (V_{LED})/R_6$, and $V_{CC} > V_{LED}$. The ESD-induced fault threshold

The ESD-induced fault threshold current, I_{T} , is greater than or equal to the optoisolator LED's conducting forward-voltage drop divided by the value of sense resistor R_6 . Also, the raw power-supply voltage must exceed the LED's forward-voltage drop. Resistor R_1 provides a path for IC₁'s base-leakage current, and resistors R_3 and R_2 determine Q_1 's gate-shutoff bias.

In Figure 1, the optoisolator presents an LED forward-voltage drop of 1.2V. For the component values shown, the circuit momentarily interrupts $V_{\rm CC}$ when ESD-induced power-supply current exceeds approximately 300 mA. Total cost of the six resistors, one MOS-FET, and one optoisolator is approximately \$1 (production quantities).EDN