

**ELECTRONICS DEPARTMENT**

# A MODULATED SCR ZERO-POINT SWITCHING CIRCUIT


By employing SCR devices in a zero-point switching mode, the circuit designer can greatly reduce the problem of excessive RFI generation usually found in SCR phase control circuits. This note describes the zero-point switching concept, and provides a circuit design example (AC controller - DC half-wave controller) illustrating the salient considerations, and typical circuit performance.

## INTRODUCTION

Conventional SCR phase control circuits will generate varying magnitudes of RFI depending upon the circuit's mode of operation. Every time an SCR is switched on at some phase angle above  $0^\circ$  or less than  $180^\circ$ , the switching transient will produce RFI. These transients can be detrimental either directly or indirectly to circuits operating in the same area. In order to hold these transients to a minimum, two conditions should be met; first, the applied voltage should always be turned on as it passes through the zero point, and, secondly, the circuit should be switched off as the current passes through zero. In an SCR circuit controlling AC power, the latter of these two conditions is met automatically with the natural commutation of the SCR. Therefore, if the control circuitry is designed in a manner so as to always gate the SCR at the voltage zero crossover point, the energy delivered to the load will be free of RFI due to SCR switching.

## DESIGN EXAMPLE: ZERO-POINT SWITCHING CIRCUIT

The circuit in figure one has been designed to overcome the problem of RFI due to SCR switching transients. The circuit is a design example only, and not intended for any specific application. The circuit employs the SCR devices in a zero point switching capacity, hence, in this circuit the energy delivered to the load is controllable. The circuit configuration is that of an AC controller, but by eliminating the slave fired thyristor (SCR<sub>2</sub>), the circuit can control DC half-wave power. The design dictates the firing of SCR<sub>1</sub> always at the beginning of the positive half cycle. The heart of the circuit is a line synchronized UJT (Motorola 2N4870) astable multivibrator with variable "on" and "off" periods. The multivibrator action is provided by Q<sub>1</sub>, Q<sub>2</sub>, and the timing networks of C<sub>2</sub> with (R<sub>7</sub> + R<sub>8</sub>) and (R<sub>9</sub> + R<sub>10</sub>). In order to illustrate this action, assume for the time being that the wiper of potentiometer R<sub>6</sub> is disconnected to allow the UJT to free run. When the circuit is actuated at t = 0 by the DC supply, the base of Q<sub>2</sub> will be forward biased to a point that will drive the transistor into saturation. Capacitor C<sub>2</sub> will begin to charge at a rate that is primarily determined by (R<sub>7</sub> + R<sub>8</sub>). The emitter base, junction of Q<sub>1</sub> will be in a blocking mode. C<sub>2</sub> will continue to charge to a voltage equal to V<sub>P</sub> for the UJT at which time triggering will occur. Upon triggering of the UJT, the voltage across C<sub>2</sub> will reverse bias the base of Q<sub>2</sub>, turning it off. This condition will prevail for a time that is dependent on the discharge rate of C<sub>2</sub> as controlled by (R<sub>9</sub> + R<sub>10</sub>). When C<sub>2</sub> has discharged to a point that will again forward bias the base of Q<sub>2</sub>, the transistor will switch into conduction, drawing the emitter current of Q<sub>1</sub> below the minimum holding current, thereby turning it off. This brings the circuit back to the state it was in at t = 0, and the sequence of events will be repeated. By utilizing the collector-to-emitter voltage of Q<sub>2</sub>, the circuit exhibits a controllable "on"- "off" output of the astable multivibrator type. This output can be used to modulate the gate drive of SCR<sub>1</sub> to control the energy output. In this circuit the multivibrator controls an emitter follower stage that supplies gate drive to an inexpensive commercial SCR device. The multivibrator is modified to control the switching action of the UJT to perform the zero point firing characteristic. This is accomplished by synchronizing the circuit so that the UJT will only trigger during the negative half cycle, thereby assuring the availability of gate power at the crossover of the positive half cycle. Synchronization to the nega-

tive cycle is done in the following manner: The emitter of Q<sub>1</sub> is clamped just below V<sub>P</sub> by potentiometer R<sub>6</sub> for the V<sub>BB</sub> voltage obtained from the 20 volts on the positive half cycle. Synchronization comes about by partially back-biasing the V<sub>BB</sub> network R<sub>4</sub> and R<sub>5</sub> by the voltage dropped across R<sub>3</sub> during the negative cycle. The reduction in V<sub>BB</sub> during the negative cycle is sufficient to allow the clamped V<sub>E</sub> of the UJT to equal or exceed V<sub>P</sub> for these conditions, and the device will trigger. With the components values given, the "on" period is from 1 to  $\approx$  50 cycles, and the "off" period is from 1 to 5 cycles.

When operating as an AC controller, SCR<sub>2</sub> is slave fired by the load voltage of SCR<sub>1</sub>. Whenever SCR<sub>1</sub> conducts, C<sub>3</sub> charges and maintains a sufficient charge long enough into the next half cycle to assure the firing of SCR<sub>2</sub>, regardless of the loads phase shift. This technique gives a symmetrical output of complete cycles.

The given circuit configuration and component values of figure one allow operation of from 20% to 98% total energy. Figures 2 through 5 (oscilloscope traces from the output of circuit one) show just a few of the possible combinations obtainable. In figures two and three, one cycle on-one cycle off and five cycles on five cycles off, respectively, the circuit is delivering 50% of the total energy. In both figures two and three the on-time is equal to the off-time. The period of time between "energy outputs" for figure 3 is greater than figure two, however. Figure four, one cycle on-five cycles off, shows circuit operation delivering 20% of the total energy. The operational mode illustrated in figure 4 represents the maximum off-time (and minimum on-time) obtainable with this particular circuit. Figure 5 illustrates the five cycles on-one cycle off mode of operation. In this mode 80% total energy is available. Figure 7 shows the voltage and current waveforms of an inductive load. It can be seen that since the voltage was turned on at zero, the inductive load was not presented the usual step-function transient, and, consequently, no spike was created. This accounts for the non-existence of switching transients. Figure 6 shows that no noticeable crossover distortion is present. The additional gate drive from the final transistor allows the low-cost SCR to be turned-on with no crossover distortion.

In order to assure performance stability and maintain a wide latitude of control, the following criteria should be utilized if possible. The UJT should exhibit a high intrinsic stand-off ratio  $\eta$  (eta) and have a low I<sub>P</sub>. This will improve the on and off time constants and make the circuit less sensitive to minor supply fluctuation. The emitter follower stage used to drive the control SCR can be eliminated by using a sensitive gate SCR. The gate signal can then be taken directly across transistor Q<sub>2</sub>. By eliminating this stage, the zener supply is not loaded as heavily, and the ripple content will be reduced. By reducing the ripple, the tolerances for negative cycle actuation has a wider latitude. Also, the zener can be reduced in wattage giving a sizable cost saving along with the savings of eliminating the transistor stage.

## OTHER CONSIDERATIONS

Aside from the switching transient RFI reduction, this circuit offers many other desirable features. The di/dt factor that constantly plagues the SCR circuit design engineer is minimized in this type of operation. In a con-

ventional phase control circuit, surge currents, created by turning on an SCR at a high voltage level can cause deterioration and eventually destruction in a device if not properly compensated for. With zero point switch, the rate of change in current is strictly dependent upon the load characteristic to a pure sine wave, and not a step function. Because the circuit is designed for an output with an integral number of complete cycles, it can be used to supply a transformer. A word of caution though; under open circuit conditions the energizing current of a transformer may not be sufficient to maintain a stable condition for the inverse parallel SCRs. If a transformer is used

with this circuit, it is either necessary to have it loaded or use a dummy load across the primary. The proper load resistance will be within the limits given by the two following equations:

$$Z_{\text{load (min)}} = \frac{V_{\text{AC}}}{I_{\text{load (min)}}} \quad Z_{\text{load (max)}} = \frac{V_{\text{AC}}}{I_{\text{load (max)}}$$

For the given circuit,  $I_{\text{load (min)}} = 1.0\text{A}$ , and  $I_{\text{load (max)}} = 8.0\text{A}$ . The maximum current is limited by the current carrying capability of the SCR; the minimum current will have to be determined experimentally.




FIGURE 1 - A MODULATED SCR ZERO-POINT SWITCHING CIRCUIT




FIGURE 2 — ONE CYCLE ON — ONE CYCLE OFF




FIGURE 3 — FIVE CYCLES ON — FIVE CYCLES OFF




FIGURE 4 — ONE CYCLE ON — FIVE CYCLES OFF




FIGURE 5 — FIVE CYCLES ON — ONE CYCLE OFF




FIGURE 6 — INDUCTIVE LOAD




FIGURE 7 — CROSSOVER DISTORTION