## A TRANSISTOR FOR 100 kHz CONVERTERS : ETD

BY Luc WUIDART

## INTRODUCTION

Power converter designers aim to reduce the size and the weight of their equipment. Hence, there is a trend towards higher operating frequencies. Consequently for the semiconductor manufacturers, there is a growing demand for fast switches. The POWER MOSFET transistor is now well known as a fast device.
However, the development of ultra fast "ETD" bipolar transistors is now challenging this way of think-
ing in certain applications. As an illustration, we have selected an example of a "300W - 100kHz forward" switch mode power supply (SMPS).

## VOLTAGE CONSTRAINTS

This "forward" converter contains a single power switch and operates directly from the 220 V AC mains. The principle wave forms are illustrated in figure 1.

Figure 1 : Basic Theoretical Wave Forms of the Forward SMPS.


The switch must be capable of withstanding a static collector-emitter voltage which, to a first approximation, is given by :
$\left(1+n_{p} / n_{D}\right) \times V_{\text {in }}$, where,

- $n_{p}=$ number of turns in the primary winding
- $\mathrm{nD}_{\mathrm{D}}=$ number of tums in the demagnetization winding
- $\mathrm{V}_{\text {in }}=$ rectified mains voltage

When operating on the 220 V AC mains and when np equals $\mathrm{n}_{\mathrm{D}}$, the voltage across the switch termi-
nals should only reach 750 V in the worst case (corresponding to a maximum rectified mains value of 375 V AC).
In reality, the voltage across the switch terminals reaches a peak value ( $V_{\text {peak }}$ ) which is much higher. The peak value depends upon the switching time, the circuit capacitance and the leakage inductance $L_{f}$ between primary winding $n_{p}$ and the demagnetization winding $\mathrm{n}_{\mathrm{D}}$ (see figure 2 ).

Figure 2 : Leakage Inductance $L_{f}$ between Primary Winding $n_{P}$ and Demagnetization Winding nD.


## DESIGN OF SNUBBER CIRCUIT

At turn-off, energy stored in the transformer leakage inductance generates a voltage spike (figure 3). In order to limit this voltage spike, the energy must be transferred to the capacitor $\mathrm{C}_{\text {min }}$ in the snubber circuit. The energy depends on the switching current. In a 300W SMPS, the peak value of the current $I_{\max }$
is 5 A . It is this value of current which is used to calculate the value of the capacitance $\mathrm{C}_{\text {min }}$ required.
With a maximum voltage $V_{\text {peak, }}$, the value of $\mathrm{C}_{\text {min }}$ can be calculated using the following formula :

$$
C_{\text {min }}=\frac{L_{f} \times I_{\max }}{V_{\text {peak }}{ }^{2}-V_{\text {in } \max ^{2}}\left(1+N_{\mathrm{p}} / N_{D}\right)^{2}}
$$

Figure 3a: Wave Forms of Switching Current and Voltage Across the Switch Terminals at Turn-off.


Figure 3b: Definition of the Voltage $\mathrm{V}_{\text {cEoff. }}$ VcEoff is measured when the Collector Current Reaches $2 \%$ of the Collector ICend.


We call $\mathrm{V}_{\text {CEoll }}$ the voltage which appears during the turn-off at the moment when the collector current Ic reaches $2 \%$ of its value $I_{\text {cend. }}$. If the value $V_{\text {cEoll }}$ measured in the circuit is low compared to the rating $V_{C E W}$ of the transistor, the safety margin between the SOAR and the stress on the transistor is large.
$V_{\text {CEw }}$ is the maximum $V_{\text {CE }}$ voltage at turn-off with current.

In practice, $\mathrm{V}_{\text {peak }}$ can be set between 800 and 900 V . To provide a safety margin, a switch with a blocking voltage capability of 1000 V must be used. This voltage corresponds to parameter $V_{\text {CEV }}$ for bipolar transistors and to $V_{\text {DSs }}$ for POWER MOSFET components.
For bipolar transistors, an additional parameter must be considered : the Reverse Biased Safe Operating Area : (RBSOA). The turn-off cycle must remain within the RBSOA, otherwise, the value of capacitance must be increased from $\mathrm{C}_{\text {min }}$ to a higher value $\mathrm{C}_{\mathrm{r}}$.
Thermal dissipation in the snubber resistor, $\mathrm{R}_{\mathrm{s}}$ (figure 6), will be increased in the same ratio :

$$
C_{r}=\frac{t_{\text {fii }} \times I_{\text {max }}}{2 \times V_{\text {CEOH }}}
$$

For the selected transistor, VCEoff must be less than the specified $\mathrm{V}_{\text {CEw }}$ (see figures 3 a and 3 b ).

## SWITCH TYPE

In this application, three different types of switch using different technologies are considered. These are :

- conventional bipolar transistor,
- POWER MOSFET,
- ultrafast bipolar "ETD" transistor (see appendix).

Table 1 summarizes the performances of these types of switches under operating conditions, i.e., for a junction temperature of $100^{\circ} \mathrm{C}$ and with a well adapted gate/base drive (optimized totem-pole drive for POWER MOSFETs and negative bias drive for bipolar transistors).

Table 1 : Transistor Characteristics.
Characteristics at $\mathrm{Tj}=100^{\circ} \mathrm{C}$ "Totempole" gate drive. Base drive with negative bias. Same silicon area for each switch.

|  | Blocking Voltage Capability | Switching Time$\left(\mathrm{Tj}=100^{\circ} \mathrm{C}\right)$ |  | Conduction$\left(T_{j}=100^{\circ} \mathrm{C}\right)$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $t_{r}$ | $\mathrm{tif}^{\text {i }}$ | $\mathbf{R}_{\text {DSon }}$ | $\mathrm{V}_{\text {CEsat }}$ |
| STHV 102 VDMOS | 1000 V | 100ns | 100ns |  | $5.4 \Omega$ |
| BUV 48 <br> Conventional Transistor | 1000 V | $\begin{gathered} 85 \mathrm{~ns} \\ (60 \mathrm{~A} / \mu \mathrm{s}) \\ \hline \end{gathered}$ | 250ns | 2.8 V | (5A) |
| BUF 410A <br> ETD Transistor | 1000 V | $\begin{gathered} 50 \mathrm{~ns} \\ (100 \mathrm{~A} / \mu \mathrm{s}) \end{gathered}$ | 100ns | 2.8 V | (5A) |

## APPLICATION NOTE

The first point to notice is that at turn-off, an ETD transistor is as fast as a POWER MOSFET.
More surprisingly, the ETD transistor is twice as fast as a POWER MOSFET at turn-on.
Let us now consider the effects of the characteristics
upon the size of the snubber. With a leakage inductance of $6.5 \mu \mathrm{H}$ and a current of 5 A , a capacitor $\mathrm{C}_{\text {min }}$ of value 680 pF is sufficient to limit the voltage $V_{\text {peak }}$ to 900 V (fig. 4) :

Figure 4 : Comparison of Turn-off Cycle Within the Safe Operating Areas for the Three Different Switches.


## APPLICATION NOTE

- However, a capacitor $\mathrm{C}_{\mathrm{r}}$ of 1.8 nF is required to limit the $V_{C E o f f}$ voltage to a value that is within the RBSOA of the bipolar conventional transistor.
- In comparison, the POWER MOSFET and ETD transistors can be kept within their safe operating areas with a capacitor of only 680pF.


## LOSS EVALUATION

For the 300W forward SMPS operating at 100 kHz ,
the following assumptions have been made.
The losses have been evaluated assuming a current Inom of 4A, corresponding to the nominal output power. A current of 2.8 A rms is obtained with a duty cycle of $48.5 \%$. For a realistic comparison, conduction losses were reduced by paralleling two POWER MOSFETs (the conduction losses of a single POWER MOSFETs would be approximately 43W). The results of this evaluation are as shown in Table 2.

Table 2 : Results of Loss Evaluation for the Conventional Bipolar Transistor, the two paralleled Power MOSFET and the ETD BUF 410A Transistor.

|  | BUV48A | $\mathbf{2 \times 5 T H V} 102$ | BUF410A |
| :--- | :---: | :---: | :---: |
| Silicon Area | $30 \mathrm{~mm}^{2}$ | $40 \mathrm{~mm}^{2}$ | $30 \mathrm{~mm}^{2}$ |
| Snubber <br> (RCD) | $\mathrm{C}_{\mathrm{r}}$ |  |  |
| $\mathrm{P}_{\mathrm{R}}{ }^{*}$ | 1.8 nF | 680 pF | 680 pF |
| Losses in the Switch | 51 W | 19 W | 19 W |
| Conduction | 30 W | 34 W | 17.5 W |
| Switching | 5.4 W | 21.3 W | 5.4 W |
| Drive | 20.7 W | 12.3 W | 9.2 W |
| TOTAL <br> LOSSES <br> (RCD + COM $)$ | 3.9 W | 0.4 W | 2.9 W |

* $P_{\mathrm{R}}$ is the power dissipated in the resistor of the snubber circuit.
- for this application, the ETD transistor requires no more silicon area than a conventional bipolar transistor.
- the ETD transistor uses the same value of snubber capacitance as a POWER MOSFET.
- conduction losses in the ETD and the conventional bipolar transistor are the same.
- the ETD transistor has the lowest switching losses of the three devices considered.
In our example, at 100 kHz , the superior performance of an ETD transistor results in about a 50\% reduction in losses as compared to the BUV48A and $30 \%$ compared with POWER MOSFETs.


## CONCLUSION

The example described in this paper (300W 100 kHz SMPS), figure 6 shows that of the three de-
vices considered, the ETD transistor is the optimum cost/performance solution.
In addition, as a result of its fast switching capability ( $\mathrm{tr}_{\mathrm{r}}<50 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}}<100 \mathrm{~ns}$ ) and its extended RBSOA, the ETD transistor can be successfully used in other applications such as resonant converters, motor drives or uninterruptible power supplies.
ETD transistors with blocking voltage capability higher than 1000 V are under development. These transistors will enable higher switching frequencies to be used in equipment supplied directly from the $380 / 440 \mathrm{~V}$ mains supply.

SCS-THOMSON

## APPENDIXI

WHAT MAKES ETD TRANSISTORS SO ATTRACTIVE ?
The new generation of ETD transistors adapted for high voltage applications is designed with an inovative technology utilizing a high degree of interdigitation.
The most innovative feature of this technology consists of the replacement of the traditional bipolar structure with emitter fingers (size : $250 \mu \mathrm{~m}$ ) by a cellular structure with much smaller dimensions ( $80 \mu \mathrm{~m}$ cells). This cell design considerably eases the extraction of charge stored in the transistor during each switching cycle, since access to the intrinsic base is easier. This makes it possible to reduce switching times to values as low as 100 ns .
The "Planar" technology has been selected for two reasons:
It permits extension of safe operating area at turnoff. Moreover, it requires a reduced number of

Figure 5 : Curve Illustrating the Variation of Storage Time tsiversus Conduction Time $t_{p}$. (ETD transistor BUF410A).

masking levels with respect to conventional high voltage "mesa" power technologies.

## REGULATION DYNAMICS

In SMPS or motor drive applications, the minimum conduction time is a fundamental parameter when considering the dynamic regulation. The delay time at turn-off of the POWER MOSFETs specified in the data sheet is sufficiently low.
In the case of bipolar transistors, storage time depends on conduction time. In our application at 100 kHz , conduction time must vary from less than one microsecond to five microseconds. In the BUF410A data sheet, the curve showing the variation of storage time, $\mathrm{t}_{\mathrm{s}}$, versus conduction time, $\mathrm{t}_{\mathrm{p}}$, shows that storage time varies from zero to 750 ns maximum (see Figure 5). Consequently, the regulation dynamics are not limited.

Figure 6 : Schematic Diagram of an ETD BUF410A Transistor Implemented in a 300W-100kHz Forward SMPS Application.


