




SWITCHING POWER SUPPLY DESIGN: LM5030 PUSH-PULL CONVERTER

Written by Michele Sclocchi
michele.sclocchi@nsc.com
National Semiconductor



Push-pull topology is a derivative of two forward converters operating 180 degrees out of phase. This configuration allows operation in the first and third quadrant of the hysteresis loop, with a better utilization of the magnetic core of the transformer. The maximum voltage stress of the switching MOSFETs is twice the input voltage which is the same as the forward topology. A current mode PWM converter avoids run away of the flux core by monitoring the current of each of the push-pull transistors and forcing alternate current pulses to have equal amplitude.

This document is an explanation of the equations used in an accompanying Mathcad file. The Mathcad file helps with the calculation of the external components of a typical Push-Pull topology.

Notes for the Mathcad file:

Write down the power supply requirements in the following boxes: $X_{XX} :=$

Get the results from the following boxes: Results $_{XX} :=$

Listed below are the equations used to calculate the circuit:

Input voltage:

- Minimum input voltage: $V_{i_{min}} := 35 \cdot \text{volt}$

- Maximum input voltage: $V_{i_{max}} := 75 \cdot \text{volt}$

- Nominal input voltage: $V_{i_{nom}} := 48 \cdot \text{volt}$

Output:

- Nominal output voltage, maximum output ripple, minimum output current, maximum output current

$V_{o1} := 12 \cdot \text{volt}$

$V_{rp1} := 100 \cdot \text{mV}$

$I_{o1_{min}} := 0.5 \cdot \text{amp}$

$I_{o1_{max}} := 5 \cdot \text{amp}$

$$V_{o2} := 3.7 \cdot \text{volt}$$

$$V_{rp2} := 120 \cdot \text{mV}$$

$$I_{o2_{\min}} := 0.1 \cdot \text{amp}$$

$$I_{o2_{\max}} := 0.500 \cdot \text{amp}$$

$$V_{d_{fw}} := 0.9 \cdot \text{volt} \quad (\text{diode's forward voltage drop})$$

$$P_{o_{\min}} := (V_{o1} + V_{d_{fw}}) \cdot I_{o1_{\min}} + (V_{o2} + V_{d_{fw}}) \cdot I_{o2_{\min}} \quad P_{o_{\min}} = 6.91 \text{ watt}$$

$$P_{o_{\max}} := (V_{o1} + V_{d_{fw}}) \cdot I_{o1_{\max}} + (V_{o2} + V_{d_{fw}}) \cdot I_{o2_{\max}} \quad P_{o_{\max}} = 66.8 \text{ watt}$$

- Switching Frequency: $f_{sw} := 250 \cdot \text{kHz}$

$$T := \frac{1}{f_{sw}} \quad T = 4 \mu\text{sec}$$

Each phase switches at half the switching frequency:

$$T_{ch} := \frac{2}{f_{sw}} \quad T_{ch} = 8 \mu\text{sec}$$

- Transformer's Efficiency: $\eta := 0.95$ (Guessed value)

- Maximum voltage drop across the switching MOSFET during the on time:

- On resistance of the MOSFET: $R_{ds_{on}} := 0.10 \cdot \text{ohm}$

$$V_{ds_{on}} := \frac{P_{o_{\max}}}{\eta \cdot V_{i_{\min}}} \cdot R_{ds_{on}} \quad V_{ds_{on}} = 0.2 \text{ volt}$$

1) Maximum duty cycle, minimum duty cycle, secondary/primary turn ratio:

Choose the maximum duty cycle of each phase: $D_{\max} := 0.365$

At minimum operating voltage the duty cycle of each phase has to be $\ll 40\%$

$$T_{on_{\max}} := T_{ch} \cdot D_{\max} \quad T_{on_{\max}} = 2.92 \mu\text{sec}$$

-The turns ratio between secondary and primary winding:

$$N_{sp1} := \frac{\frac{V_{o1}}{D_{\max} \cdot 2} + V_{d_{fw}}}{V_{i_{\min}} - V_{ds_{on}}} \quad N_{sp1} = 0.5$$

- Minimum duty cycle at maximum input voltage:

$$D_{\min} := \frac{V_{o1}}{2 \cdot N_{sp1} \cdot (V_{i_{\max}} - V_{ds_{on}}) - V_{d_{fw}}} \quad D_{\min} = 0.16$$

- Duty cycle at nominal input voltage:

$$D_{nom} := \frac{V_{o1}}{2 \cdot N_{sp1} \cdot (V_{i_{nom}} - V_{ds_{on}}) - V_{d_{fw}}} \quad D_{nom} = 0.26$$

2) Maximum stress voltage across the drain source of the external switching MOSFETs:

The maximum DC input voltage plus the spikes due to the leakage inductance. (assume spikes of 30% of V_{dc})

$$V_{sw_{\max}} := 2 \cdot (1.15 \cdot V_{i_{\max}}) \quad V_{sw_{\max}} = 172.5 \text{ volt}$$

3) Primary and secondary currents:

Input power: $P_{in} = V_{i_{min}} \cdot I_{pft} \cdot \text{max.duty cycle} \cdot 2$

$$I_{dc} := \frac{P_{O_{max}}}{(V_{i_{min}} - V_{ds_{on}})}$$

I_{pft} is the equivalent flat topped primary current


$$I_{pdc} := \frac{P_{O_{max}}}{(V_{i_{min}} - V_{ds_{on}}) \cdot \eta} \quad I_{pdc} = 2.02 \text{ amp}$$

$$I_{pft} := \frac{P_{O_{max}}}{(V_{i_{min}} - V_{ds_{on}}) \cdot \eta \cdot 2 \cdot D_{max}} \quad I_{pft} = 2.77 \text{ amp}$$

Primary rms current: $I_{prms} := I_{pft} \cdot \sqrt{D_{max}} \quad I_{prms} = 1.67 \text{ amp} \quad (*1)$

$$I_{pac} := I_{pft} \cdot \sqrt{D_{max} \cdot (1 - D_{max})} \quad I_{pac} = 1.33 \text{ amp}$$

Secondary rms current: it's assumed that the peak of the center top ramp is equal to the DC output current.



(Current waveform on the secondary windings)

$$I_{s1_{rms}} := I_{o1_{max}} \cdot \sqrt{D_{max}} \quad I_{s1_{rms}} = 3.02 \text{ amp}$$

$$I_{s2_{rms}} := I_{o2_{max}} \cdot \sqrt{D_{max}} \quad I_{s2_{rms}} = 0.3 \text{ amp}$$

$$I_{s1_{ac}} := I_{o1_{max}} \cdot \sqrt{D_{max} \cdot (1 - D_{max})}$$

$$I_{s2_{ac}} := I_{o2_{max}} \cdot \sqrt{D_{max} \cdot (1 - D_{max})} \quad I_{s2_{ac}} = 0.24 \text{ amp}$$

4) Maximum stress across the output diodes: V_{diode}

-Maximum stress voltage on the cathode of the diodes

$$V_{diode1_{max}} := 2 \cdot V_{i_{max}} \cdot N_{sp1} \quad V_{diode1_{max}} = 74.74 \text{ volt}$$

Select a diode with $V_{a-c} \gg V_{diode,max}$, and ultra-fast switching diode

- The total output diodes' power losses:

$$P_{diode1,max} := I_{o1,max} \cdot V_{d,fw} \quad P_{diode1,max} = 4.5 \text{ watt} \quad (\text{first output})$$

$$P_{diode2,max} := I_{o2,max} \cdot V_{d,fw} \quad P_{diode2,max} = 0.45 \text{ watt} \quad (\text{second output})$$

For high current and low output voltage applications, a synchronous rectification solution, with external MOSFET is usually preferred

$$P_{diode,tot} := P_{diode1,max} + P_{diode2,max} \quad P_{diode,tot} = 4.95 \text{ watt}$$

5) Output ripple specifications and output capacitors

- the output inductors should not be permitted to go discontinuous, this occurs when the DC current has dropped to half the ramp, dl:

$$V_L = L \cdot di/dt \quad dl = 2 \cdot I_{o,min} = V_L \cdot T_{on}/L_o = (V_f - V_o) T_{on}/L_o \quad \text{But } V_o = V_f(2 \cdot T_{on}/T)$$

$$V_{f2} := \frac{V_{o2}}{2 \cdot T_{on,max}} \cdot T_{ch} \quad V_{f2} = 5.07 \text{ volt}$$

$$V_{f1} := \frac{V_{o1}}{2 \cdot T_{on,max}} \cdot T_{ch} \quad V_{f1} = 16.44 \text{ volt}$$

$$L_{o1} := \frac{(V_{f1} - V_{o1}) \cdot T_{on,max}}{2 \cdot I_{o1,min}} \quad L_{o1} = 12.96 \mu\text{H}$$

$$L_{o2} := \frac{(V_{f2} - V_{o2}) \cdot T_{on,max}}{2 \cdot I_{o2,min}} \quad L_{o2} = 19.98 \mu\text{H}$$

The Output inductor has to be greater than $\gg L_{o1}$ and 2

Inductance used:

$$L_{o1,u} := 25 \cdot \mu\text{H}$$

$$L_{o2,u} := 25 \cdot \mu\text{H}$$

$$dl1 := \frac{(V_{f1} - V_{o1}) \cdot T_{on,max}}{L_{o1,u}} \quad dl1 = 0.52 \text{ amp}$$

$$dl2 := \frac{(V_{f2} - V_{o2}) \cdot T_{on,max}}{L_{o2,u}} \quad dl2 = 0.16 \text{ amp}$$

To meet the output ripple specifications, the output capacitors have to meet two criteria:

- Satisfy the standard capacitance definition: $I = C \cdot dV/dt$ where t is the Toff time, and V is 25% of the allowable output ripple.

- The Equivalent Series Resistance (ESR) of the capacitor has to provide less than 75% of the maximum output ripple. ($V_{ripple} = dl \cdot ESR$)

-Maximum output ripple: $V_{rp1} = 100 \text{ mV} \quad V_{rp2} = 120 \text{ mV}$

-Minimum output capacitance:

$$Co1 := d11 \cdot \frac{(Ton_{max})}{Vrp1 \cdot 0.25}$$

$$Co1 = 60.55\mu F$$

-Maximum ESR value:

$$ESR1 := \frac{Vrp1 \cdot 0.75}{d11}$$

$$ESR1 = 0.14\text{ohm}$$

-Minimum output capacitance:

$$Co2 := d12 \cdot \frac{(Ton_{max})}{Vrp2 \cdot 0.25}$$

$$Co2 = 15.56\mu F$$

-Maximum ESR value:

$$ESR2 := \frac{0.75 \cdot Vrp2}{d12}$$

$$ESR2 = 0.56\text{ohm}$$

6) Input capacitor

The input capacitor has to meet the maximum ripple current rating $I_p(\text{rms})$ and the maximum input voltage ripple ESR value.

7) Switching MOSFET power dissipation

The MOSFET is chosen based on maximum stress voltage (section 1), maximum peak input current (section 3), total power losses, maximum allowed operating temperature, and driver capability of the LM5030

-The drain to source breakdown of the MOSFET (V_{ds}) has to be greater than:

$$V_{sw_{max}} = 172.5\text{vol}$$

- Maximum drive voltage:	$V_{dr} := 9\text{vol}$
$I_{drive} := 3\text{amp}$	(Driver current)
$R_{dr_{on}} := \frac{V_{dr}}{I_{drive}}$	$R_{dr_{on}} = 3\text{ohm}$

-Total the MOSFET's losses and calculate the maximum junction temperature:

The goal in selecting a MOSFET is to minimize junction temperature rise by minimizing the power loss while being cost effective. Besides maximum voltage rating, and maximum current rating, the other three important parameters of a MOSFET are $R_{ds(on)}$, gate threshold voltage, and gate capacitance.

The switching MOSFET has three types of losses, which are conduction loss, switching loss, and gate charge losses.

-**Conduction losses** are $I^2 \cdot R$ losses, therefore the total resistance between the source and drain during the on state, $R_{ds(on)}$ has to be as low as possible.

-The **switching loss** equation is $\text{Switching-time} \cdot V_{ds} \cdot I \cdot \text{frequency}$. The switching time, rise time and fall time are a function of: a) the gate to drain Miller-charge of the MOSFET, Q_{gd} , b) the internal resistance of the driver and c) the Threshold Voltage, $V_{gs(th)}$, which is the minimum gate voltage which enables the current through the drain source of the MOSFET.

-**Gate charge losses** are caused by charging up the gate capacitance and then dumping the charge to ground every cycle. The gate charge losses are equal to: $\text{frequency} \cdot Q_{g(\text{tot})} \cdot V_{dr}$

Unfortunately, the lowest on resistance devices tend to have higher gate capacitance.

Because this loss is frequency dependent, in very high current supplies with very large FETs with large gate capacitance, a more optimal design may result from reducing the operating frequency.

Switching losses are also effected by gate capacitance. If the gate driver has to charge a larger capacitance, then the time the MOSFET spends in the linear region increases and the losses increase. The faster the rise time, the lower the switching loss. Unfortunately this causes high frequency noise.

MOSFET: SUD19N20-90

$R_{ds_{on}} := 0.090 \text{ ohm}$ (Total resistance between the source and drain during the on state)

$C_{oss} := 180 \text{ pF}$ (Output capacitance)

$Q_{g_{tot}} := 34 \cdot n \cdot \text{coul}$ (Total gate charge)

$Q_{gd} := 12 \cdot n \cdot \text{coul}$ (Gate drain Miller charge)

$Q_{gs} := 8 \cdot n \cdot \text{coul}$ (Gate to source charge)

$V_{gs_{th}} := 2 \cdot \text{volt}$ (Threshold voltage)

- Conduction losses: P_{cond}

$P_{cond} := R_{ds_{on}} \cdot I_{pft}^2 \cdot D_{max}$ $P_{cond} = 0.25 \text{ watt}$

- Switching losses: $P_{sw}(\text{max}): V \cdot I / 2 \cdot \text{freq} \cdot (T_{swon} + T_{swoff})$ (*2)

$I_{drive_{LH}} := \frac{V_{dr} - V_{gs_{th}}}{R_{dr_{on}}}$ $I_{drive_{LH}} = 1.4 \text{ amp}$

(Peak current of the driver from low to high)

$I_{drive_{HL}} := \frac{V_{dr} - V_{gs_{th}}}{R_{dr_{off}}}$ $I_{drive_{HL}} = 14 \text{ amp}$

(Peak current of the driver from high to low)

$Q_{g_{sw}} := Q_{gd} + \frac{Q_{gs}}{2}$ $Q_{g_{sw}} = 16 \text{ coul n}$

- Estimated turn on time:

$t_{sw_{LH}} := \frac{Q_{g_{sw}}}{I_{drive_{LH}}}$ $t_{sw_{LH}} = 11.43 \text{ sec n}$

- Estimated turn off time:

$t_{sw_{HL}} := \frac{Q_{g_{sw}}}{I_{drive_{HL}}}$ $t_{sw_{HL}} = 1.14 \text{ sec n}$

$P_{sw_{max}} := V_{i_{min}} \cdot I_{pft} \cdot f_{sw} \cdot (t_{sw_{LH}} + t_{sw_{HL}}) + \frac{C_{oss} \cdot V_{i_{min}}^2 \cdot f_{sw}}{2}$

$P_{sw_{max}} = 0.33 \text{ watt}$

- Gate charge losses: P_{gate}

Average current required to drive the gate capacitor of the MOSFET:

$I_{gate_{avg}} := f_{sw} \cdot Q_{g_{tot}}$ $I_{gate_{avg}} = 8.5 \times 10^{-3} \text{ amp}$

$P_{gate} := I_{gate_{avg}} \cdot V_{dr}$ $P_{gate} = 0.08 \text{ watt}$

- Total losses: $P_{tot}(\text{max})$ (for each phase)

$P_{mosfet_{tot}} := P_{cond} + P_{sw_{max}} + P_{gate}$ $P_{mosfet_{tot}} = 0.66 \text{ watt}$

-Maximum junction temperature and heat sink requirement:

Maximum junction temperature desired: $T_{jmax} := 120$ Celsius


Maximum ambient temperature: $T_{amax} := 70$ Celsius

-Required junction to ambient thermal resistance:


$$\theta_{ja} := \frac{T_{jmax} - T_{amax}}{P_{mosfet_{tot}}} \qquad \theta_{ja} = 75.73 \frac{1}{\text{watt}} \text{ Celsius}$$

If the thermal resistance calculated is lower than that one specified on the MOSFET's data sheet a heat sink or higher copper area is needed.

For Example for a T0-263 (D2pak) package the θ_{ja} of the MOSFET versus copper plane area is:



11) Transformer design



The power handling capacity of the transformer core can be determined by its $W_a A_c$ product area, where W_a is the available core window area, and A_c is the effective core cross-sectional area. The $W_a A_c$ power output relationship is obtained with the Faraday's law:

$$E = 4 B A_c N f 10^{-8}$$

Where:

E = applied voltage

B = flux density in gauss

A_c = core area in cm^2

W_a = window area in cm^2

I = current (rms)

N = number of turns

J = current density amp/cm^2

K = winding factor

(magnetic cross-section area)

(window area available for the winding)

f = frequency

P_o = output power

-Select maximum current density of the windings: J (280- 390 amp/cm^2 , or 400-500 circular-mils/amp)

$$J := 390 \frac{\text{amp}}{\text{cm}^2}$$

$$\text{cir_mil} := 5.07 \cdot 10^{-6} \cdot \text{cm}^2$$

$$\frac{1}{J} = 505.74 \frac{\text{cir_mil}}{\text{amp}}$$

- winding factor: $K_{xxx} := 0.5$

-Select core material and maximum flux density:

It is assumed that at high switching frequency ($f_{sw} \gg 25\text{KHz}$) the limitation factor is the core losses, and temperature rise of the transformer

The type of ferrite material chosen will influence the core losses at the given operating conditions:

- F material has its lowest losses at room temperature to 40°C .

- P material has lowest losses at 70°C - 80°C .

- R material has lowest losses at 100°C - 110°C .

- K material has lowest losses at 40°C - 60°C at elevated frequencies.

At high switching frequency it is necessary to adjust the flux density in order to limit core temperature rise.

Limiting core loss density to 100mW/cm³ would keep the temperature rise at approximately 40°C. Use the following formula to select the most appropriate maximum flux density:

-Maximum core loss density: $P_{cored} := 75 \text{ mW/cm}^3$

for P material:

a = 0.158	b = 1.36	c = 2.86	for frequency f < 100kHz
a = 0.0434	b = 1.63	c = 2.62	for frequency 100kHz < f < 500kHz
a = 7.36 * 10 ⁻⁷	b = 3.47	c = 2.54	for frequency f > 500kHz

for K material:

a = 0.0530	b = 1.60	c = 3.15	for frequency f < 500kHz
a = 0.00113	b = 2.19	c = 3.10	for frequency 500kHz < f < 1 MHz
a = 1.77 * 10 ⁻⁹	b = 4.13	c = 2.98	for frequency f > 1MHz

$a1 := 0.158$ $b1 := 1.36$ $c1 := 2.86$

$$B := \left[\frac{P_{cored}}{a1 \cdot \left(\frac{fsw}{\text{kHz}} \right)^{b1}} \right]^{c1} \cdot 10^3 \cdot \text{gauss} \quad B = 624.49 \text{ gauss}$$

====> $\Delta B := B \cdot 2$ $\Delta B = 1.25 \times 10^3 \text{ gauss}$

-Topology constant:

$$Kt := \frac{0.0005}{1.97} \cdot 10^3$$

$$WaAc := \frac{P_{o,max}}{Kt \cdot \Delta B \cdot fsw \cdot J} \quad WaAc = 0.22 \text{ cm}^4$$

- Select a core with area product larger than : ---> $WaAc = 0.22 \text{ cm}^4$

Core selected:

- Manufacture: Magnetics
- Material: P
- Shape: E core
- Part number: EFD30-3C90
- Core Area: Ac
- Bobbin area: Wa
- Core volume: Ve
- Window length: lw (length of the bobbin)
- Area product Used ----->
- Inductance per 1000 turns without airgap :
- first turn-length:

$Ac := 0.69 \text{ cm}^2$ $Wa := 0.520 \text{ cm}^2$

$lw := 2.01 \text{ cm}$ $Ve := 4.7 \text{ cm}^3$

$Ac \cdot Wa = 0.36 \text{ cm}^4$ $Lt := 4.8 \text{ cm}$ 1.6-in = 4.06cm

Magnetic Path Length: L_{path} $L_{path} := 6.8 \text{ cm}$

Core permeability: $\mu_r := 1720$

- Primary turns

$$N_{pC} := \frac{(V_{i\min} - V_{ds\text{on}}) \cdot T_{ch} \cdot D_{\max}}{\Delta B \cdot A_c} \quad N_{pC} = 11.79 \quad \text{turns}$$

The number of turns has to be rounded to the higher or lower integer value: $N_p := 12$

- Secondary turns

$$N_{s1C} := \left(\frac{V_{o1} \cdot T_{ch}}{2 \cdot T_{on\max}} + V_{d\text{fw}} \right) \cdot \frac{N_p}{(V_{i\min} - V_{ds\text{on}})} \quad N_{s1C} = 5.98 \quad \text{turns}$$

The number of turns has to be rounded to the higher or lower integer value: $N_{s1} := 6$

$$N_{s2C} := \left(\frac{V_{o2} \cdot T_{ch}}{2 \cdot T_{on\max}} + V_{d\text{fw}} \right) \cdot \frac{N_p}{(V_{i\min} - V_{ds\text{on}})} \quad N_{s2C} = 2.06 \quad \text{turns}$$

The number of turns has to be rounded to the higher or lower integer value: $N_{s2} := 2$

- Primary inductance:

$$\mu_0 := 4 \cdot \pi \cdot 10^{-7} \frac{\text{henry}}{\text{m}}$$

$$L_{p2} := \frac{A_c \cdot N_p^2 \cdot \mu_0 \cdot \mu_r}{L_{\text{path}}} \quad L_{p2} = 315.82 \mu\text{H}$$

- Magnetizing current:

$$I_{\text{mag}} := \frac{V_{i\min} \cdot T_{on\max}}{L_{p2}} \quad I_{\text{mag}} = 0.32 \text{amp}$$

Usually the magnetizing current is small enough to ignore when sizing the switching transistors and primary winding. It is typically less than 10% of the reflected load current.

- Primary and secondary wire size:

Maximum current density: $J = 390 \frac{\text{amp}}{\text{cm}^2}$

Primary rms current: $I_{\text{prms}} = 1.67 \text{amp}$

Primary:

by wire area:

$$W_{pCu} := \frac{I_{\text{prms}}}{J} \quad W_{pCu} = 4.2910^{-3} \cdot \text{cm}^2$$

or by wire size:

$$\text{AWG}_p := -4.2 \cdot \ln \left(\frac{W_{pCu}}{\text{cm}^2} \right) \quad \text{AWG}_p = 22.9$$

(Approximated AWG wire size, for more precision refer to wire size table)

Primary Wire selected:

Wire size: $\text{AWG}_{Lp} := 21$

Bare area (copper plus insulation): $Wa_{Lp} := 4.84 \cdot 10^{-3} \cdot \text{cm}^2$

Copper area: $Wcu_{Lp} := 4.12 \cdot 10^{-3} \cdot \text{cm}^2$

Diameter: $Dcu_{Lp} := 0.078 \text{ cm}$

Number of strands: $Nst_{Lp} := 1$

- Number of primary turns per layer:

$Ntl_{Lp} := \text{floor}\left(\frac{l_w}{Dcu_{Lp}}\right)$ $Ntl_{Lp} = 25$

- Number of primary layers:

$Nly_{Lp} := \text{ceil}\left(\frac{Np \cdot Nst_{Lp}}{\frac{Ntl_{Lp}}{2}}\right)$ $Nly_{Lp} = 1$ (total layers for two primary windings)

Secondary: Master

by wire area:

$Ws1_{cu} := \frac{Is1_{rms}}{J}$ $Ws1_{cu} = 7.75 \cdot 10^{-3} \cdot \text{cm}^2$

or by wire size:

$AWGs1 := -4.2 \cdot \ln\left(\frac{Ws1_{cu}}{\text{cm}^2}\right)$ $AWGs1 = 20.41$

Secondary Wire selected:

Wire size: $AWG_{Ls1} := 21$

Bare area (copper plus insulation): $Wa_{Ls1} := 4.84 \times 10^{-3} \cdot \text{cm}^2$

Copper area: $Wcu_{Ls1} := 4.12 \cdot 10^{-3} \cdot \text{cm}^2$

Diameter: $Dcu_{Ls1} := 0.078 \text{ cm}$

Number of strands: $Nst_{Ls1} := 2$

- Number of secondary turns per layer:

$Ntl_{Ls1} := \text{floor}\left(\frac{l_w}{Dcu_{Ls1}}\right)$ $Ntl_{Ls1} = 25$

- Number of secondary layers:

$Nly_{Ls1} := \text{ceil}\left(\frac{Ns1 \cdot Nst_{Ls1}}{\frac{Ntl_{Ls1}}{2}}\right)$ $Nly_{Ls1} = 1$ (total layers for two secondary windings)

Secondary: Slave

by wire area:

$$Ws2_{cu} := \frac{Is2_{rms}}{J} \quad Ws2_{cu} = 0.7710^{-3} \cdot cm^2$$

or by wire size:

$$AWGs2 := -4.2 \cdot \ln\left(\frac{Ws2_{cu}}{cm^2}\right) \quad AWGs2 = 30.09$$

Secondary Wire selected:

Wire size: $AWG_{Ls2} := 30$

Bare area (copper plus insulation): $Wa_{Ls2} := 0.67 \cdot 10^{-3} \cdot cm^2$

Copper area: $Wcu_{Ls2} := 0.50 \cdot 10^{-3} \cdot cm^2$

Diameter: $Dcu_{Ls2} := 0.0294 \text{ cm}$

Number of strands: $Nst_{Ls2} := 1$

- Number of secondary turns per layer:

$$Ntl_{Ls2} := \text{floor}\left(\frac{l_w}{Dcu_{Ls2}}\right) \quad Ntl_{Ls2} = 68$$

- Number of secondary layers:

$$Nly_{Ls2} := \text{ceil}\left(\frac{Ns2 \cdot Nst_{Ls2}}{\frac{Ntl_{Ls2}}{2}}\right) \quad Nly_{Ls2} = 1$$

- Copper area:

$$Wcu_{tot} := (Dcu_{Lp} \cdot Nly_{Lp} + Dcu_{Ls1} \cdot Nly_{Ls1} + Dcu_{Ls2} \cdot Nly_{Ls2}) \cdot 1.15 \cdot l_w \quad Wcu_{tot} = 0.43 \text{ cm}^2$$

- Window utilization:

$$Wu := \frac{Wcu_{tot}}{Wa} \quad Wu = 82.41\%$$

Important: if the window utilization is greater than 95%, (copper area >> than bobbin area) a core with larger window area, or smaller wire sizes must be selected. (In push-pull the transformer has two primary and two secondary windings)

- Core losses:

$$P_{core} := V_e \cdot \left[\left(\frac{B}{10^3 \cdot \text{gauss}} \right)^{c1} \cdot a1 \cdot \left(\frac{fsw}{\text{kHz}} \right)^{b1} \right] \cdot \frac{10^{-3} \cdot \text{watt}}{cm^3} \quad P_{core} = 0.35 \text{ watt}$$

- Winding copper losses:

There are two effects that can cause the winding losses to be significantly greater than ($I^2 \cdot R_{cu}$). These are

skin and proximity effects.

The skin effect causes current in a wire to flow only in the thin outer skin of the wire.

The skin depth is the distance below the surface where the current density has fallen to 1/e of its value at the surface: (Sd)

$$Sd := \frac{6.61}{\sqrt{\frac{f_{sw}}{\text{Hz}}}} \cdot \text{cm} \quad Sd = 0.01 \text{ cm}$$

$$L_t = 4.8 \text{ cm} \quad N_{ly_{Lp}} = 1$$

To minimize the AC copper losses in a transformer, if the wire diameter is greater than two times the skin depth a multiple strand winding or litz wires should be considered.

If $D_{cu_{Lp}} = 0.08 \text{ cm}$ is greater than $Sd \cdot 2 = 0.03 \text{ cm}$

Primary winding length:

$$L_{df_{Lp}} := \begin{cases} L1 \leftarrow L_t \\ \text{for } i \in 1..(N_{ly_{Lp}} - 1) \\ \quad L1 \leftarrow L1 + 4 \cdot D_{cu_{Lp}} \\ L1 \end{cases}$$

$$L_{cu_{Lp}} := \begin{cases} L1 \\ L1 \leftarrow L_t \\ L \leftarrow 0 \cdot \text{cm} \\ \text{for } i \in 1..(N_{ly_{Lp}} - 1) \\ \quad \begin{cases} L \leftarrow L + L1 \cdot N_{tl_{Lp}} \\ L1 \leftarrow L1 + 4 \cdot D_{cu_{Lp}} \end{cases} \\ [L + L1 \cdot [N_p - (N_{ly_{Lp}} - 1) \cdot N_{tl_{Lp}}]] \end{cases}$$

$$N_p = 12 \quad L_{cu_{Lp}} = 312.89 \text{ cm}$$

$$L_{df_{Lp}} = 5.42 \text{ cm}$$

$$7.15 \cdot N_p = 85.8$$

$$\text{Copper resistivity: (20C)} \quad \rho_{20} := 1.724 \cdot 10^{-6} \cdot \text{ohm} \cdot \text{cm}$$

-Maximum temperature of the winding: $T_{max_{cu}} := 80$

$$\rho := \rho_{20} \cdot [1 + 0.0042 \cdot (T_{max_{cu}} - 20)]$$

$$R_{dc_{Lp}} := \rho \cdot \frac{L_{cu_{Lp}}}{W_{cu_{Lp}} \cdot N_{st_{Lp}}} \quad R_{dc_{Lp}} = 0.160 \text{ ohm}$$

$$R_{ac_{Lp}} := \frac{R_{dc_{Lp}} \cdot \left(\frac{D_{cu_{Lp}}}{2 \cdot Sd} \right)^2}{\left(\frac{D_{cu_{Lp}}}{2 \cdot Sd} \right)^2 - \left(\frac{D_{cu_{Lp}}}{2 \cdot Sd} - 1 \right)^2} \quad R_{ac_{Lp}} = 0.290 \text{ ohm}$$

$$\frac{R_{ac_{Lp}}}{R_{dc_{Lp}}} = 1.78$$

$$P_{cu_{Lp}} := R_{dc_{Lp}} \cdot \left(\frac{I_{pdc}}{2} \right)^2 + R_{ac_{Lp}} \cdot \left(\frac{I_{pac}}{2} \right)^2 \quad P_{cu_{Lp}} = 0.3 \text{ watt}$$

Secondary winding length:

$$L_{df_{Ls1}} := \begin{cases} L1 \leftarrow L_{df_{Lp}} \\ \text{for } i \in 1..(N_{ly_{Ls2}} - 1) \\ \quad L1 \leftarrow L1 + 4 \cdot D_{cu_{Ls1}} \\ L1 \end{cases}$$

$$L_{cu_{Ls1}} := \begin{cases} L1 \leftarrow L_{df_{Lp}} \\ L \leftarrow 0 \cdot \text{cm} \\ \text{for } i \in 1..(N_{ly_{Ls1}} - 1) \\ \quad \left| \begin{array}{l} L \leftarrow L + L1 \cdot N_{tl_{Ls1}} \\ L1 \leftarrow L1 + 4 \cdot D_{cu_{Ls1}} \end{array} \right. \\ L \leftarrow 0 \text{ if } N_{ly_{Ls1}} \leftarrow 1 \\ \left[L + L1 \cdot [N_{s1} - (N_{ly_{Ls1}} - 1) \cdot N_{tl_{Ls1}}] \right] \end{cases}$$

$$L_{cu_{Ls1}} = 36.29 \text{ cm}$$

$$R_{dc_{Ls1}} := \rho \cdot \frac{L_{cu_{Ls1}}}{W_{cu_{Ls1}} \cdot N_{st_{Ls1}}} \quad R_{dc_{Ls1}} = 9.51 \times 10^{-3} \text{ ohm}$$

$$R_{ac_{Ls1}} := \frac{R_{dc_{Ls1}} \cdot \left(\frac{D_{cu_{Ls1}}}{2 \cdot S_d} \right)^2}{\left(\frac{D_{cu_{Ls1}}}{2 \cdot S_d} \right)^2 - \left(\frac{D_{cu_{Ls1}}}{2 \cdot S_d} - 1 \right)^2} \quad R_{ac_{Ls1}} = 0.02 \text{ ohm}$$

$$\frac{R_{ac_{Ls1}}}{R_{dc_{Ls1}}} = 1.78$$

$$P_{cu_{Ls1}} := R_{dc_{Ls1}} \cdot \left(\frac{I_{o1_{max}}}{2} \right)^2 + R_{ac_{Ls1}} \cdot \left(\frac{I_{s1_{ac}}}{2} \right)^2 \quad P_{cu_{Ls1}} = 0.08 \text{ watt}$$

$$L_{cu_{Ls2}} := \begin{cases} L1 \leftarrow L_{df_{Ls1}} \\ L \leftarrow 0 \cdot \text{cm} \\ \text{for } i \in 1..(N_{ly_{Ls2}} - 1) \\ \quad \left| \begin{array}{l} L \leftarrow L + L1 \cdot N_{tl_{Ls2}} \\ L1 \leftarrow L1 + 4 \cdot D_{cu_{Ls2}} \end{array} \right. \\ L \leftarrow 0 \text{ if } N_{ly_{Ls2}} \leftarrow 1 \\ \left[L + L1 \cdot [N_{s2} - (N_{ly_{Ls2}} - 1) \cdot N_{tl_{Ls2}}] \right] \end{cases}$$

$$L_{cu_{Ls2}} = 12.57 \text{ cm}$$

$$W_{cu_{Ls2}} = 5 \times 10^{-8} \text{ m}^2 \quad N_{st_{Ls2}} = 1$$

$$R_{dc_{Ls2}} := \rho \cdot \frac{L_{cu_{Ls2}}}{W_{cu_{Ls2}} \cdot N_{st_{Ls2}}} \quad R_{dc_{Ls2}} = 0.05\text{ohm}$$

$$R_{ac_{Ls2}} := \frac{R_{dc_{Ls2}} \cdot \left(\frac{D_{cu_{Ls2}}}{2 \cdot S_d}\right)^2}{\left(\frac{D_{cu_{Ls2}}}{2 \cdot S_d}\right)^2 - \left(\frac{D_{cu_{Ls2}}}{2 \cdot S_d} - 1\right)^2} \quad R_{ac_{Ls2}} = 0.05\text{ohm}$$

$$P_{cu_{Ls2}} := R_{dc_{Ls2}} \cdot I_{o2_{max}}^2 + R_{ac_{Ls2}} \cdot I_{s2_{ac}}^2 \quad P_{cu_{Ls2}} = 0.02\text{watt}$$

$$P_{cu_{tot}} := P_{cu_{Lp}} + P_{cu_{Ls1}} + P_{cu_{Ls2}} \quad P_{cu_{tot}} = 0.4\text{watt}$$

-Total transformer losses:

$$P_{trans_{tot}} := P_{cu_{tot}} + P_{core} \quad P_{trans_{tot}} = 0.75\text{watt}$$

-Transformer efficiency:

$$\eta_{Tra} := \frac{P_{O_{max}}}{P_{O_{max}} + P_{trans_{tot}}} \quad \eta_{Tra} = 98.89\%$$

12) Total power supply efficiency

$$P_{trans_{tot}} = 0.75\text{watt} \quad P_{diode_{tot}} = 4.95\text{watt} \quad P_{mosfet_{tot}} = 0.66\text{watt}$$

(each phase)

$$P_{out} := V_{o1} \cdot I_{o1_{max}} + V_{o2} \cdot I_{o2_{max}} \quad R_{L1} := 0.085\Omega$$

-Input Inductor losses:

$$P_{input_{inductor}} := R_{L1} \cdot I_{dc}^2 \quad P_{input_{inductor}} = 0.31\text{watt}$$

-Board losses, current sense losses: (Estimated value) $P_{pcb} := 1 \cdot \text{watt}$

$$\eta_{tot} := \frac{P_{out}}{P_{out} + P_{trans_{tot}} + P_{diode_{tot}} + P_{mosfet_{tot}} \cdot 2 + P_{input_{inductor}} + P_{pcb}} \quad \eta_{tot} = 88.13\%$$

-Total Power Losses:

$$P_{loss} := P_{trans_{tot}} + P_{diode_{tot}} + P_{mosfet_{tot}} \cdot 2 + P_{mosfet_{tot}} + P_{pcb} \quad P_{loss} = 8.68\text{watt}$$

13) Selecting the proper switching frequency


The operating frequency of the power supply should be selected to obtain the best balance between switching losses, total transformer losses, size and cost of magnetic components and output capacitors.

High switching frequency reduces the output capacitor value and the inductance of the primary and secondary windings, and therefore the total size of the transformer.

In the same manner, higher switching frequency increases the transformer losses and the switching losses of the switching transistor. These high losses reduce the overall efficiency of the power supply, and increase the size of the heat-sink required to dissipate the heat.

14) Current limit

The LM5030 contains two levels of over current protection: cycle by cycle current limit (0.5volt) and hiccup mode (0.6volt)



Current transformer: Pulse P8208 Turns ratio: $CT_{tr} := 100$

- Primary peak current:

$$I_{p_{peak}} := I_{p_{ft}} + \frac{V_{in_{nom}} \cdot T_{ch} \cdot D_{nom}}{2 \cdot L_{p2}} \quad I_{p_{peak}} = 2.92 \text{amp}$$

- Primary current limit set: $I_{limit} := 3.2 \text{amp}$

- Terminating resistor:

$$R_t := \frac{0.5 \text{volt} \cdot CT_{tr}}{I_{limit}} \quad R_t = 15.63 \text{ohm}$$

- Rst = 10K resistor to reset the core

- Rf&Cf: Current sense filter

Notes:

Wire table:

AWG Wire Size	Bare Area cm ² 10 ⁻³	Area cm ² ^-3	Diameter cm
18	8.23	9.32	0.109
19	6.53	7.54	0.098
20	5.188	6.065	0.0879
21	4.116	4.837	0.0785
22	3.243	3.857	0.0701
23	2.588	3.135	0.0632
24	2.047	2.514	0.0566
25	1.623	2.002	0.0505
26	1.28	1.603	0.0452
27	1.021	1.313	0.0409
28	0.8046	1.0515	0.0366
29	0.647	0.8548	0.033
30	0.5067	0.6785	0.0294
31	0.4013	0.5596	0.0267

32	0.3242	0.4559	0.0241
33	0.2554	0.3662	0.0216
34	0.2011	0.2863	0.0191
35	0.1589	0.2268	0.017
36	0.1266	0.1813	0.0152
37	0.1026	0.1538	0.014
38	0.08107	0.1207	0.0124
39	0.06207	0.0932	0.0109
40	0.04869	0.0723	0.0096

References:

1. Magnetics application notes.
2. Colonel Wm. T. McLyman "Transformer and Inductor Design Handbook"
3. J Riche, High temperature power supply design (*2)
4. Pressman "Switching Power Supply Design" (*1)