## Set 21 : Voltage-to-frequency converters

You may not find many voltage-to-frequency converter circuits classified as such. They are likely as not to be found under such headings as voltage-controlled oscillators, frequency modulators, astable circuits, and even waveform generators, as the following article-an elementary introduction to their operation-points out. Decisions on which kind to use may often centre on linearity. The closed loop designs generally have better linearity, typically 0.1 to $0.5 \%$, than the simpler openloop designs, especially the "charge dispensing" kind, discussed in the article (see, for example, page 19). The unijunction type, page 10 , also crops up on pages $116 \& 130$, and a further $\Delta \Sigma$ circuit on page 117.

Background article 8
Unijunction converter 10
Multiplier converter 11
Delta-sigma converter 12
Sinewave converter 13
Multiphase converter 14
Monolithic converters 15
Linearized converter 16
Linear converters 17
Diode-pump converter 18
Differential input converter 19
Up-date circuits 20

## Voltage-to-frequency converters

Voltage-controlled oscillators-astable multivibrators-waveform generatorsfrequency modulators: under each of these headings one finds circuits that have an important common property, that the output frequency is a function of some reference or control signal. Such circuits are multi-variable systems in which several parameters of the output waveform are controlled singly or in various combinations by other parameters at the input. Thus the same circuit can appear under different headings depending on which input/output relationship is of priority concern.

As an example, some recent integrated circuits have been designed as waveform generators with square/triangle/sine wave outputs. If the output waveform is of no particular concern, the fact that the frequency of each output is proportional to a direct control voltage assumes a greater importance. The circuit can then be called a voltage-controlled oscillator. Now assume that the control voltage is set to a particular quiescent value with a smaller alternating voltage superimposed. Then the output frequency is modulated by the a.c. input, with the carrier frequency corresponding to the quiescent value of control voltage. The label for this circuit is frequency modulator.

In set 21 of Circards the primary property of interest is the relationship between an input voltage or current and the frequency of the output, with much less importance being attached to the wave shape or amplitude. A particularly desirable property is that the voltage-to-frequency relationship be linear, and in extreme cases departures from linearity of as little as. $0.01 \%$ may be desired. In the process of achieving this, the output pulse height and width may have to be equally well controlled but these are a means to the end and not an end in themselves. There are other cases where the frequency needs to be varied only over a limited range, demanding only a small linear region to the $V / f$ characteristic. A good example is found in the design of v.c.os for high-frequency phase-locked loops. Restriction of the frequency range and of linearity is a compromise accepted more or less willingly in exchange for a speed capability that matches that of the associated digital circuits.

In nearly all of these examples, the basic timing mechanism is that of charging a capacitor from a control voltage or current. The voltage change across the capacitor is sensed by some level-detecting circuit which activates an electronic switch


Fig. 1. Constant charging current allows repetition frequency to be made proportional to current.


Fig. 2. To cause charging cycle to recommence, a low-value resistor is switched across the capacitor to discharge it quickly.


Fig. 3. If discharge time is made small enough the charging current can remain connected. Level of capacitor voltage is used to operate discharge switch.


Fig. 4. Triangular waves with repetition frequency proportional to current are produced by reversing capacitor charging current.
to discharge the capacitor and restart the cycle. Two categories of circuit can be clearly distinguished:

- where the discharge time of the capacitor is made short compared with the shortest charging time and need not be under the control of the input voltage, and
- where both charge and discharge times are controlled in common by the input. The first-mentioned circuits produce sawtooth waveforms across the capacitor and short duration output pulses, while the lastmentioned commonly develops a triangular wave across the capacitor, in association with a square wave at a separate output.

These ideas are illustrated in Figs 1 to 4. In Fig. 1, constant current results in a constant rate-of-change of voltage across the capacitor, i.e. the time taken to charge to a given p.d, will be inverse to the charging current. If that level can be sensed and caused to end the cycle or half-cycle, then the repetition frequency (being inverse to the period of the waveform) will be proportional to the current and a linear I/fconverter results. The simplest way of causing the cycle to recommence is to place a lowvalue resistor across the capacitor to discharge it in the shortest possible time. If the discharge current is large compared to the charging current, then it is immaterial whether the charging current is disabled or not and Fig. 3 represents the basic principle of many $V / f$ converters, with the switch periodically closing at the instant when the p.d. across the capacitor reaches a defined value.

An alternative principle is shown in Fig. 4. The current generator is applied to the capacitor in the reverse direction giving an opposing slope to the ramp but of equal magnitude. The resulting waveform is triangular with the repetition frequency linearly related to the current if the points at which switching is initiated are defined. The provision of a purely electronic twopole change-over switch is difficult, and the reversal of current direction is more often achieved by using a single-pole switch or its equivalent to control the cirrent generator directly.

A second problem that often arises is that the changing p.d. across the capacitor affects the nominally constant current. This is obvious in terms of the non-linearity of the ramp, but may not affect the linearity of the


Fig. 5. Using the charging capacitor in an op-amp integrator ensures current is independent of capacitor p.d.


Fig. 6. Simple form of triangular-
wave generator uses principle of
Fig. 5.


Fig. 7. Circuit provides equal $+V$ and $-V$ inputs for Fig. 6 with an op-amp of -1 gain.

V/f function provided the waveshape is well controlled, e.g. accurate $V / f$ conversion is possible with simple $R$ - $C$ charge and discharge circuits though the wave shape is highly non-linear. Where waveshape is also of importance, the capacitor forms part of an operational amplifier integrator circuit, with the virtual earth action ensuring that the charging current is independent of the p.d. The discharge element now has no point connected to ground which can raise problems in activating it. (Fig. 5.)

This technique leads to a simple form of triangular-wave generator shown in Fig. 6 where both the $+V$ and $-V$ inputs have to vary together if the slopes are to remain of equal magnitude. By using both the input and the output of an amplifier with a voltage gain of -1 this is readily achieved (Fig. 7). Alternative methods include the design of amplifiers whose voltage gain is switched from +1 to -1 , and of integrators in which the direction of capacitor current is reversed by a switch while the magnitude is controlled by a single input voltage.

In all of these circuits there remains the problem of the level sensing circuitry that is to determine the instant of switching; both switching speed and accuracy of level are important making the design of a fast, accurate $V / f$ converter a difficult one.

The term charge-dispensing is a big one in the literature on precision V/f converters. A feedback system is set up in which the output pulses from a generator (basically
monostable in form) are arranged to feed back a constant amount of charge for each output pulse. If these units of charge are combined at the input of the system with the control signal, and the overall feedback is negative, then the pulse rate will be proportional to the control signal.

In block-diagram form in Fig. 8, the principle is illustrated by a combination of $V / f$ and an $f / V$ converter. Assuming that the amplifier gain is high, and that the $f f V$ convertor is very linear then the feedback overcomes any non-linearities in the $V / f$ converter, i.e. $V_{o}=V$ to a high accuracy because of the feedback while $V_{0} \propto f$ ensuring that $f \propto V$ without reference to the linearity of the $V / f$ converter. The $f / V$ converter might be of the diode-pump variety which with suitable design can transfer a fixed charge into a load for each output pulse rate.

A level-sensing monostable gives an output pulse when the input level rises above a critical value. If the input then falls a second pulse is generated on the next excursion through the set level in the same sense. An important restriction is that the capacitor shall have been completely discharged prior to the second pulse-otherwise the time taken for recharging will be shortened and the output pulse-width reduced. The output of such a monostable would ideally be a train of constant-amplitude constantwidth pulses, which could be smoothed and fed back to the input amplifier as in Fig. 9 .


Fig. 8. In this "charge-dispersing" system, a constant amount of charge for each output pulse is fed back so that pulse rate can be proportional to the control signal.


Fig. 9. Monostable circuit produces output pulse when input exceeds a certain level, in either sense.


Fig. 10. An alternative arrangement is to dispense charge into a summing integrator. Output pulse rate is a linear function of control voltage or current.


Fig. 11. Technique of using two current sources, but switching only the one having twice the value of the other, is used in some i.cs.


Fig. 12. Triangular wave generator using technique of Fig. 11. Comparator reference inputs are set to $2 \mathrm{~V} / 3$ and $\mathrm{V} / 3$, the capacitor voltage ranging between these limits.

A better arrangement dispenses these units of charge into a summing integratorFig. 10. For positive pulses a negative control voltage is required, the integrator output ramping up until a pulse is produced from the monostable. The charge dispensed into the summing junction causes the output of the integrator to fall, again rising slowly under the action of the control current. On average, the net charge inflow has to be zero, the charge dispensed per pulse is constant and hence the pulse-rate is a linear function of the control voltage/ current.

Other recent i.cs revert to the separate constant current circuit for timing circuits and waveform generators, and the resulting I/f linearity can be accurate enough for many applications. One technique is to have two current sources one set by the external control voltage, the other of opposite polarity but of twice the magnitude-Fig. 11. Keeping the former permanently on and switching the latter on and off makes the net current in the capacitor change from $+I$ to $-I$. A circuit configuration to use this technique to produce a triangular-wave generator is shown in Fig. 12.

Two comparators sense the capacitor voltage, their reference inputs being set to $+V / 3$ and $+2 V / 3$ by an internal potential divider. Assume the current at $I$; the capacitor charges until its p.d. reaches $+2 V / 3$. Comparator 1 changes its output and resets the flip-flop. This reverses the direction of current flow until the capacitor discharges to $+V / 3$. The comparator 2 operates setting the flip-flop into its original state and restarting the cycle.

## Unijunction voltage-to-frequency converter



Fig. 1

## Circuit description

With the removal of the unijunction transistor the circuit of Fig. 1 is simply an integrator which, with a positive $V_{1 n}$, gives a negative-going ramp $V_{0}$. If the i.c. gain is sufficiently high then $V_{o}$ is $-V_{\mathrm{in}} t / R C$. The unijunction serves to discharge the capacitor each time the voltage between $e$ and $b_{1}$ reaches the unijunction trigger voltage. The circuit therefore goes through the cycle shown right. Upper limit of -1.8 V is the voltage at which the unijunction reverts to being an open circuit. Lower limit of -11.7 V is arbitrary and is the result of choosing $\mathrm{V}^{\prime}, \mathrm{R}$ and C so that $V_{1 \mathrm{n}}=10 \mathrm{~V}$ gave a frequency of 1 kHz . With $\pm 15 \mathrm{~V}$ supplies this obviously cannot be extended beyond 15 V .
The degree of linearity in the plot of frequency against $V_{i n}$ shown in Fig. 2 is quite high e.g. 10 V gave $1 \mathrm{kHz}, 5 \mathrm{~V}$ gave $498 \mathrm{~Hz}, 1 \mathrm{~V}$ gave 96 Hz and 0.15 V gave 16 Hz .

Rise time of the output waveform (Fig. 1 circuit gave the waveform of Fig. 3) corresponding to the time when C is discharging, was $15 \mu$ s i.e. $1.5 \%$ of the period at 1 kHz , so the circuit cannot be recommended for much higher frequencies.
But from the expression for the downward ramp it is clear that the same frequency range can be achieved by the use of different values of $R$ and $C$, and also of $V^{\prime}$. It will, of course, be generally desirable to keep $R$ relatively high to give high input impedance.

## Components

IC 741, $\pm 15 \mathrm{~V}$ supplies
Tr 2N2646
C 10 nF
R $100 \mathrm{k} \Omega$
$\mathrm{V}^{\prime} 3.3 \mathrm{~V}$
$V_{i n}$ see graph
Vo see graph

## Circuit modifications

The modification shown in Fig. 4 to the circuitry around the unijunction transistor will provide a pulse train at $V^{\prime}$, the frequency being the same as that of the main circuit. The leading edge of this pulse train will correspond to the rising edge of $V_{o}$ shown in Fig. 3. This $V^{\prime}{ }_{0}$ will, of course, have the advantage of going much closer to zero in the time between the pulses.
An alternative
voltage-to-frequency converter reported by Swarup and Banerjee is shown in Fig. 5. It is basically a unijunction oscillator with constant-current drive to the capacitor, this


Fig. 2


Fig. 3
current being proportional to the voltage $\mathrm{V}_{\mathrm{B}}$.
A linear relationship between $V_{B}$ and the output frequency is claimed in the range 0 to 500 Hz . The basic action of the unijunction oscillator and modifications to reduce the discharge time of C are fully described in Circards set 3 (waveform generators) card 4.

## Reference

Swarup \& Banerjee, Linear voltage to frequency and voltage to pulse width converters using unijunction transistors. Int. J. Electronics, vol. 32, 1972, pp. 377-81.


## Multiplier voltage-to-frequency converter



## Circuit description

The circuit of Fig. 1 is basically a closed-loop integrator-comparator square-triangle generator, comprising $\mathrm{IC}_{2}$ and $\mathrm{IC}_{3}$, with a multiplier $\left(\mathrm{IC}_{1}\right)$ inserted in the loop to provide control of frequency. The value of the output voltage from the multiplier is a scaled version of the product $\mathrm{V}_{\mathrm{out}}$ and the control voltage $V_{c}$. Thus the amplitude of the signal to be integrated is directly proportional to a scaled value of the control voltage. A positive voltage applied to the inverting integrator charges $\mathrm{C}_{2}$ with its output end negative relative to the input end (held close to 0 V by negative feedback through $\mathrm{C}_{2}$ and the high gain of $\mathrm{IC}_{2}$ ). Thus, $\mathrm{V}_{\text {out }}$ goes negative until the current it feeds through $R_{9}$ exceeds the positive current in $\mathrm{R}_{10}$, resulting in a negative current to the non-inverting input of the Schmitt comparator. Vout2 then rapidly switches to a negative value due to positive feedback applied to $\mathrm{IC}_{3}$, causing the multiplier output to go negative ( $\mathrm{V}_{\mathrm{c}}$ is always positive). The output from the integrator then starts rising until it reaches a positive voltage sufficient to make the comparator change its state again, returning Vout2 and the multiplier output to their original positive values. Hence, Vout 1 is a triangular
wave and Vout2 a square wave with frequency linearly dependent on the control voltage

## Component changes

Useful range of supplies: $\pm 7$ to $\pm 16 \mathrm{~V}$.
Increase $C_{2}$ to reduce upper frequency limit.
Useful range of $V_{c}$ is about 0 to +11 V .
Changing IC $\mathrm{C}_{3}$ to a 301 type op-amp increases slew-rate capability.
$\mathrm{R}_{9}$ can have a wide range of values the lower limit being imposed by heavy loading of $\mathrm{IC}_{2}$ and the upper limit by the failure of $\mathrm{IC}_{3}$ to switch before it saturates.

## Circuit modifications

- Accuracy of frequency control largely depends on the nonlinearity and offset voltages in the multiplier part of the loop. Output offset adjustment is provided by $\mathrm{R}_{7}$ and independent adjustment of the offset voltages at the multiplier's $X$ and $Y$ inputs (pins 3 and 5) can be obtained by the $25-\mathrm{k} \Omega$ potentiometers $\mathbf{R}_{12}, \mathbf{R}_{13}$ shown in Fig. 4, where $\mathrm{R}_{14}, \mathrm{R}_{15}$ are $100 \mathrm{k} \Omega$.
- For a given value of control voltage frequency depends on the scale factor of the multiplier. Adjusting this allows the output frequency to be made a simple linear function

Typical performance
Supplies $\pm 15 \mathrm{~V}, \pm 8.5 \mathrm{~mA}$
$\mathrm{IC}_{1}$ XR2308 $\mathrm{IC}_{2}, \mathrm{IC}_{3} 741$
$\mathrm{D}_{1}, \mathrm{D}_{2} 3.3 \mathrm{~V}$ Zeners $\mathrm{R}_{1}, \mathrm{R}_{3} 22 \mathrm{k} \Omega$
$\mathrm{R}_{\mathrm{R}}, \mathrm{R}_{6} 330 \mathrm{k} \Omega \quad \mathrm{R}_{4}, \mathrm{R}_{\mathrm{E}} 68 \mathrm{k} \Omega$
$\mathrm{R}_{7} 100 \mathrm{k} \Omega \quad \mathrm{R}_{\mathrm{g}}, \mathrm{R}_{\mathrm{g}}, \mathbf{R}_{\mathbf{1 0}} 10 \mathrm{k} \Omega$
$\mathrm{R}_{11} 2.2 \mathrm{k} \Omega \quad \mathrm{C}_{1} 22 \mathrm{pF}, \mathrm{C}_{2} 1 \mathrm{nF}$
See Fig. 3 for graph of $f / V_{c}$ and
Fig. 2 for waveforms.



Fig. 3
of $\mathrm{V}_{\mathrm{c}}$. The factor can be adjusted in three ways: (1) by adjusting the op-amp gain in the multiplier block by means of $R_{2}$, (2) by adjusting the gain of the multiplier block by varying $R_{4}$ and $R_{5}$, and (3) by connecting the $V_{\text {out2 }}$ signal to the Y input of the multiplier (pin 5) through a ground-referred potentiometer. - Asymmetry in the output waveforms due to mismatched Zener diodes can be corrected by applying a bias voltage $V_{B}$ of suitable polarity to the comparator input via $\mathrm{R}_{16}$, as shown in Fig. 5. Alternatively, this arrangement with $V_{B}= \pm V$ and $R_{18}=10 \mathrm{k} \Omega$ can be used to purposely introduce a d.c. offset into the output waveforms.

- Other methods may be used to limit the amplitude of the output voltage from the comparator, e.g. by using a diode bridge limiter or by replacing $\mathrm{IC}_{3}$ with an op-amp of the type providing access to the drive point of its output stage, such as a 748. This allows the comparator output to be

Fig. 5

clamped by zener diodes or suitably-biased transistors connected to the output stage drive point.

- For higher frequency operation the multiplier/op-amp block can be replaced by a separate multiplier (MC1495) and inverting amplifier (LM318), the 741-type integrator replaced by an LM318 integrator and the Schmitt replaced by an LM311.


## Further reading

Graeme, J. G. Applications of operational amplifiers,
McGraw-Hill 1973, pp. 161/2.
Graeme, J. G., Tobey, G. E. \&
Heulsman, L. P. Operational amplifiers, McGraw-Hill 1971, pp. 237-51.
XR-2208/2308 operational multiplier data sheet, EXAR Integrated Systems Inc. 1972.

## Cross references

Set 2, card 1
Set 3, cards I, 5
Set 13 , card 9
Set 17, cards 3, 6
Set 21, card 4

## Delta-sigma voltage-to-frequency converter



Typical performance
of Fig. 1
IC $_{1}$ 741, IC $_{2}$
$1 \times$ CD4013AE
1C $_{3} \pm \times$ CD4011AE
Supplies $V_{D D}+10 \mathrm{~V}$
$\mathrm{R}_{1}, \mathrm{R}_{2} 100 \mathrm{k} \Omega$
$\mathrm{R}_{\mathrm{z}} 1 \mathrm{k} \Omega$
$C_{1} 100 \mathrm{nF}$
Clock 6V positive
pulses,
p.r.f. 1 kHz , duty
cycle $10 \%$
See Figs 4 and 5.


Fig. 5

Fig. 3
Fig. 4

generator the output pulses will be proportional to $\mathrm{V}_{\text {in }}$ and synchronized with the clock pulse source. Assuming that the net voltage across $\mathrm{C}_{1}$ is zero, that $V_{\text {in }}$ is negative, that $V_{\text {ref }}$ is positive and $\mathrm{IC}_{\mathbf{1}}$ is a high-gain op-amp then $I_{1}=I_{2}, V_{\text {out }}$ (mean) $=0$ and $I_{o u t}($ mean $)=0$. As the inverting input of $\mathrm{IC}_{1}$ is a virtual earth, $I_{1}=V_{1 n} / R_{1}$ and $I_{2}=k V_{\mathrm{ret}} / R_{\mathrm{a}}$ where k is pulse duty cycle required to keep $I_{2}=I_{1}$. Equating these currents gives

$$
\frac{V_{\mathrm{in}}}{R_{1}}=k \frac{V_{\mathrm{ref}}}{R_{2}},
$$

where k is the ratio of the output pulse repetition rate (f) to the clock pulse repetition rate ( $f_{\mathrm{c}}$ ). Hence

$$
f=\left(\frac{R_{2} f_{\mathrm{c}}}{R_{1} V_{\mathrm{ref}}}\right) V_{\mathrm{in} .}
$$

By making $R_{2}=R_{1}$ and
$V_{\text {in(max })}=V_{\text {ref }}$ the maximum output p.r.f. is that of the clock source and the average output pulse rate is proportionally smaller for smaller values of $V_{i n}$. The arrangement of Fig. 2 uses an analogue transmission gate to realize the switch $S$.
$\mathrm{IC}_{2}$ is a precision comparator which determines when the reference voltage source is to be switched to $\mathrm{R}_{\mathbf{2}}$ by monitoring the polarity of the output from the integrator $\mathrm{IC}_{1}$. This switching action is synchronized to the clock pulses by using gating pulses derived from the output of a D-type flip-flop which receives the comparator's output at its data input. The circuit of Fig. 1 is that to which the typical performance data refers. This is a simplified form of the arrangement previously discussed with the electronic switch, separate reference source and precision comparator removed. (Note that whilst the integrator used both positive and negative


Fig. 6
supplies the D-type flip-flop is connected only across the positive supply.) As the D-type produces output pulses equal in amplitude to the Vod rail voltage only when its data input receives a positive pulse from the integrator, a separate switched reference is not essential. Also, the precision comparator can be replaced by $\mathrm{R}_{3}$ which limits the negativegoing pulses to the data input of the D-type which acts as the comparator. Average
frequency/Vc graph (Fig. 4)
has a linearity of $\pm 0.1 \%$ up to $f=f_{\mathrm{c}}$ when $V_{c}=V_{\mathrm{DD}}$. No further increase in frequency is possible except by increasing the p.r.f. of the clock source. Output pulse waveform of Fig. 5, inverted by $\mathrm{IC}_{3}$, is of $V_{\mathrm{c}}=V_{\mathrm{DD}} / 2$, the dashed pulse only being present when $V_{c}$ is raised to $V_{D D}$.
The circuit of Fig. 6 is another simplified form of the more general system where the comparator had been omitted and the electronic switch is realized by a junction f.e.t. The positive supply rail is used as the voltage reference source and the output is taken from the $\bar{Q}$ terminal of the $\mathbf{D}$-type flip-flop $\mathrm{IC}_{2}$, which is a complementary m.o.s. version to conserve power. This circuit is capable of linear v-to-f conversion within $\pm 0.05 \%$ almost independently of temperature changes. Typical values are:
$\mathrm{V} \pm 2.7 \mathrm{~V}$
IC $_{1}$ LM4250C
$\mathrm{IC}_{2} \frac{1}{2} \times \mathrm{MCl} 4013 \mathrm{CL}$
$\mathbf{R}_{1}, \mathbf{R}_{2}, \mathbf{R}_{3}, \mathbf{R}_{4} \quad 100 \mathrm{k} \Omega$
$R_{5} \quad 5.6 \mathrm{M} \Omega, \mathrm{C}_{1} \quad 100 \mathrm{nF}$
$\mathrm{Tr}_{1}$ 2N4396

## Further reading

Defreitas, R.Low-cost way to send digital data, Electronics Design, pp. 68-73, Jan. 18. 1974 Ross, P. J. Simple accurate voltage to frequency converter. Jnl. of Physics E, vol. 7, pp. 706/7.
Alusten, B. Calculate with a v-f converter, Electronics Design, June 7, 1974, pp. 130-2.

Sinewave voltage-to-frequency converters


Fig. 1

## Circuit description

This circuit (Fig. 1) is one of the many forms of Wien bridge oscillators with $\mathrm{Tr}_{1}$ and $\mathrm{C}_{1}$ forming the series-connected frequency-dependent arm with $\mathrm{Tr}_{2}$ and $\mathrm{C}_{2}$ forming the parallel connected arm of the bridge. For oscillation to occur the closed-loop gain must be unity, the required amount of gain being provided by the inverting operational amplifier $\mathrm{IC}_{2}$, the gain being determined by the ratio $R_{2} / R_{1}$. With this configuration the commonpoints of the frequencydetermining resistors are connected to the virtual-earth inverting input of $\mathrm{IC}_{\mathbf{1}}$. This is a convenient arrangement for replacing these resistors with elements which have a resistance that can be controlled by a ground-referred voltage source. In the above circuit these elements take the form of a pair of matched c.m.o.s. transistors which have gatesource resistances that depend

Typical performance
Supplies $\pm 15 \mathrm{~V}$
$\mathrm{IC}_{1}, \mathrm{IC}_{2} 741$
$\mathrm{Tr}_{1}, \mathrm{Tr}_{2} 1 / 6 \times$ CD4007AE
$\mathrm{R}_{1} 150 \Omega$
$\mathbf{R}_{\mathbf{2}}$ thermistor type R13
$\mathrm{C}_{1}, \mathrm{C}_{2} 100 \mathrm{nF}$
$\mathrm{V}_{\text {out }_{1}} 520 \mathrm{mV}$ pk-pk
$V_{\text {out } 2} 1.04 \mathrm{~V}$ pk-pk
See graph for $f / V_{c}$ (Fig. 2)


Fig. 2

on the control voltage $\mathrm{V}_{\mathrm{c}}$. Linearity of the voltage-tofrequency conversion characteristic is not particularly good over a wide range of frequencies but may be adequate for many purposes where only a restricted frequency range is required. Resistance of the f.e.ts depends on their drain-source signal voltages as well as on the control voltage $\mathrm{V}_{\mathrm{c}}$ but this can be reduced, and the linearity of f.e.t. resistance-to-control voltage characteristic linearized, by using local feedback around the f.e.ts as shown in Fig. 3, where $R_{3}, R_{4}, R_{5}$ and $R_{6}$ may be of the order of $1 \mathrm{M} \Omega$.
If the closed-loop gain deviates from unity the amplitude of oscillation will vary with time, so to avoid extremely precise setting of gain it is initially set slightly high and then automatically controlled the a.g.c. being achieved with a thermistor in the above circuit. In addition to the use of local feedback on the f.e.ts, these elements could be connected to form only part of the frequency-determining resistances with bulk of the values in the form of seriesconnected resistors which would tend to swamp out the non-linearities in the f.e.t. whilst restricting the range of control.
The f.e.ts could be replaced by matched photoconductive resistors or by bipolar transistors which are switched on and off by current pulses to the bases, the mean collectoremitter resistance being controlled by the pulse
repetition frequency A voltage-to-frequency converter using a pair of all-pass active networks is shown in Fig. 4. These networks, using $A_{1}$ and $A_{2}$, have a constant gain magnitude but a phase shift given by $\phi_{1}=-2 \tan ^{-1}\left(\omega C R_{1}\right)-180^{\circ}$ and $\phi_{2}=-2 \tan ^{-1}\left(\omega C R_{2}\right)-180^{\circ}$ respectively. With the $180^{\circ}$ phase shift through the a.g.c. amplifier $A_{3}$ the circuit will oscillate at a frequency $1 /\left(2 \pi C \sqrt{R_{1} R_{2}}\right) \mathrm{Hz}$, which shows that a voltage-to-frequency conversion may be obtained by making $R_{1}$ or $R_{2}$ or both voltage-dependent resistors, e.g. f.e.ts. For a wide range of frequency variations $R_{1}$ could be a voltage-dependent resistor and $R_{2}$ a range-switching resistor. For $R=R_{1}=R_{2}$ the outputs are generated with a controllable phase difference
$\phi=\left(\phi_{1}-\phi_{2}\right)=-2 \tan ^{1}(\omega C R)$. Circuit of Fig. 5 uses two active integrators and two multipliers to produce a voltage-tofrequency converter having quadrature outputs that can have a very fast response to changes in $V_{c}$ provided a fast a.g.c. system is added to the basic circuit. Under this condition the circuit will oscillate at a frequency which allows the double integration to take place without changing the amplitude of the signal. Multiplier $\mathbf{M}_{\mathbf{2}}$ provides an output $V_{\mathbf{2}}=+V_{\text {c }} . V_{\text {out }} / 10$ and $\mathrm{M}_{1}$ gives an inverted output, to maintain the loop phase shift, of $V_{1}=-V_{\mathrm{c} .} V_{\text {out }_{2}} / 10$. With the $1 / 10$ scaling factor, frequency of oscillation is $V_{\mathrm{c}} / 20 \pi R C$. Multiplier $\mathrm{M}_{1}$ could be replaced by an inverting operational amplifier.

## Further reading

Von Ow, H: P., Reducing distortion in controlled attenuators using FETS.
Proc. IEEE, 1968, pp. 1718/9.

## Multiphase voltage-to-frequency converter



Fig. 1

## Circuit description

This is a twin circuit based on R-C integration to provide the triangular waveform and level sensing to provide a square wave which operates an electronic switch controlling polarity applied to the integrator. Outputs $\mathbf{X}$ and $\mathbf{Y}$ are cross-connected giving control of electronic switches $\mathrm{Tr}_{2}$ and $\mathrm{Tr}_{1}$ respectively and triangular waveforms which are $90^{\circ}$ out of phase. $I C_{5}$ and $\mathrm{IC}_{8}$ provide high open-loop gain, and at low frequencies provide faster switching than comparators. Vout ${ }^{1}$ is a positive-going ramp until $\mathrm{Tr}_{1}$ changes state and this occurs at the instant of zero-crossing of $V_{\text {out }_{2} \text {, which then switches }}$ $\mathrm{IC}_{8}$. Vout ${ }_{1}$ then ramps down and changes the state of $\mathrm{Tr}_{2}$ when a zero-crossing point is reached. The time taken to go from say a positive peak to zero level depends on the RC time constant and the value of Veontrol. It should be noted that as no amplitude controls for the output are imposed, one or other of the integrators
will reach saturation before the other output reaches its zero crossing point.

## Circuit modifications

- Use a switched integrator rather than a switched gain amplifier. This makes $\mathrm{IC}_{1}, \mathrm{IC}_{3}$ redundant (Circard Set 3, No. 5). LM3900 quad package may be now arranged to provide the two outputs.
- Phase shift oscillator (above) provides three outputs with $60^{\circ}$ phase relationship.
$\mathrm{IC}_{1}-\mathrm{IC}_{3}: 1 / 6 \times \mathrm{CD} 4049$, R: $10 \mathrm{k} \Omega, \mathrm{C}: \mathbf{2 7 0 0 \mathrm { pF }}$, frequency: 13 kHz .
As the c.m.o.s. gates are being used in their linear region, both the n - and p -type transistors will be conducting and hence power consumption will depend on the supply voltage. Typically the total current drain from the supply for the above network is
$V_{\mathrm{DD}}-V_{\mathrm{SS}}=3 \mathrm{~V} \quad I_{\mathrm{T}}=0$
$V_{\mathrm{DD}}-V_{\mathrm{SS}}=10 \mathrm{~V} \quad I_{\mathrm{T}}=12 \mathrm{~mA}$
$V_{\mathrm{DD}}-V_{\mathrm{SS}}=15 \mathrm{~V} \quad I_{\mathrm{T}}=30 \mathrm{~mA}$
Frequency may be controlled
by substituting voltage-
dependent resistors for each $\mathbf{R}_{1}$


## Typical data

$\mathrm{IC}_{1}$ to $\mathrm{IC}_{6}$ 74IC
$\mathrm{Tr}_{1}, \mathrm{Tr}_{2}$ 2N5457
$R_{1}, R_{11} 20 \mathrm{k} \Omega$
$\mathbf{R}_{\mathbf{2}}, \mathbf{R}_{\mathbf{3}}, \mathbf{R}_{\mathbf{1 2}}, \mathbf{R}_{13}, \mathbf{R}_{6}, \mathbf{R}_{\mathbf{7}}, \mathbf{R}_{\mathbf{1 0}}$,
$\mathrm{R}_{14} 10 \mathrm{k} \Omega$
$\mathbf{R}_{4}, \mathbf{R}_{5}, \mathbf{R}_{8}, \mathbf{R}_{\mathbf{9}} 2.7 \mathrm{k} \Omega$
$\mathrm{C}_{1}, \mathrm{C}_{2} 47 \mathrm{nF}$
$\mathrm{C}_{3}, \mathrm{C}_{4} 68 \mathrm{pF}$
$\mathrm{D}_{1}, \mathrm{D}_{2} \quad 1 \mathrm{~N} 914$

and maintaining as close a ratio as possible between the $R$ values. Frequency is approximately $1 / 3 R C$. Note that with the CR values necessary for $60^{\circ}$ phase shift at a specific frequency, the output of each buffer stage is attenuated by about one half and hence the minimum gain of each stage must be $>2$.

- An alternative arrangement is shown above right, using similar c.m.o.s. buffer inverters. In this case the resistor ratio is critical and theoretically for infinite gain amplifiers $R_{2}=R_{1} / 2$ and a much better approximation to sinusoidal outputs is obtainable from each buffer, again phase shifted by $60^{\circ}$. Typical values $\mathrm{R}_{1}: 100 \mathrm{k} \Omega$, $\mathrm{R}_{2}: 33$ to $39 \mathrm{k} \Omega, \mathrm{C}: 2700 \mathrm{pF}$, $V_{D D}-V_{S S}=6 \mathrm{~V}$, frequency 1 kHz .


Fis. 4

These buffers have gainfrequency responses which give higher gains for lower supply voltages. Typically 50 dB at +3 V up to 100 Hz , and 30 dB at +10 V up to 100 kHz . Hence since the gains are finite, then $\mathbf{R}_{2}$ must be less than $R_{1} / 2$. But at the lower values of the supply range 3 to 15 V , some flexibility of this value between each $\mathbf{R}_{2}$ is permitted. At higher levels the ratio is more critical, $\mathrm{R}_{2}$ may be replaced by f.e.ts employed as v.c.r. to obtain a restricted frequency range.

## Further reading

Voltage controlled two-phase sawtooth oscillator, Wireless World, June 1973, p. 285.
AN-88 CMOS Linear
Applications, National
Semiconductor, p. 170.
Frequency controllable 3-phase sinewave generator, Electronic Engineering, July, 1974.

Cross references
Set 11, card 6.
Set 8, card 1.



## Monolithic voltage-to-frequency converters



## Circuit description

An emitter-coupled astable multivibrator uses a single capacitor for timing. The circuit has high switching speed because charge storage effects are avoided by using the transistors in a non-saturated mode. This circuit is the basis of the above medium-scale integration package, where variable frequencies are

Typical data
IC $\frac{1}{2}$ SN 74 S 124 N
$\mathrm{C}_{1} 220 \mathrm{pF}$
$V_{\mathrm{s}}=V_{\mathrm{s}}^{\prime}+5 \mathrm{~V}$ d.c.
Frequency range 0.7 to 1.8 MHz (approx. linear)
obtained by charging the external capacitor at different rates via an internal voltage-controlled current source. The i.c. package contains two identical networks, but if only one is being used, it is essential that both ground connections (pins $8 \& 9$ ) are earthed to ensure earthing of the substrate and good isolation. The enable terminal



(no. 11) must be grounded for continuous output at the output terminal. Output is disabled if this terminal is taken to logic high or open-circuited. Graphs opposite indicate linearity over a restricted range for each capacitor value, and waveform deteriorates at very low values of $\mathrm{C}_{1}$, and thus at high frequencies.

## Circuit modification

- Emitter-coupled astable output swings are usually restricted. An additional output stage supplied via $\mathrm{V}^{\prime}$ s permits the output swing to be approximately 0 V up to $\mathrm{V}^{\prime}$ s and hence t.t.l. compatibility is easily achieved, i.e. $\mathrm{V}_{s}^{\prime}$ and $\mathrm{V}_{\mathrm{s}}$ need not be the same.
- Variable-capacitance diodes may provide a wider frequency range, depending on type (see over). Supply voltage 4.5 to 6.5 V , frequency maintained constant.
 biasing voltage in this case is twice the control voltage. This gain can be altered for appropriate voltage range. A claimed frequency range of 2 to 20 MHz using varactors MV1403 and MC1456 for IC $_{2}$ is documented in the referenced literature.
range determining components. For a fixed value of $\mathrm{C}_{\mathrm{T}} \mathbf{1 0 : 1}$ variation in frequency is possible via a variable input at $V_{\text {control }}$ which should be within the range 3 to 5.5 V for
$V_{\mathrm{ce}}= \pm 6 \mathrm{~V}$.
The above values provide for a maximum free-running frequency of about 10 kHz for $\mathrm{Tr}_{1}$ off. For $V_{\mathrm{s}}=-3 \mathrm{~V}, \mathrm{Tr}_{1}$ is saturated, hence increasing timing capacitor 10 times, free-running frequency is then approximately 1 kHz .
Control voltage measured between pins 8 and 5 should be in the range 0 to $0.25 V_{\text {ce }}$. (It is this voltage divided by $\mathrm{R}_{\mathrm{T}}$ which defines capacitor charging current.) Frequency is

$$
\frac{2\left(V_{\mathrm{cc}}-V_{\mathrm{control}}\right)}{R_{\mathrm{m}} C_{m} V_{\mathrm{on}}}
$$

## Further reading

Klein, E. Medium-scale integration for instrumentation and control, Semiconductors
(Motorola) vol. 2 no. 1 1971, p. 20.


Signetics: SE/NE566 function generator data sheet.

## Cross references

Set 17, card 3
Set 8, card 9

## Linearized voltage-to-frequency converter



## Components

R $100 \mathrm{k} \Omega, \mathrm{C} 0.22 \mu \mathrm{~F}$
IC 741
Unijunction V-f ${ }^{\prime}$--see over, centre. Monostable-see over, right $\mathrm{V}_{\text {in }} 0 \rightarrow-10 \mathrm{~V}$

## Performance

Graphs of $f^{\prime}{ }_{0}$ and $f_{0}$ are shown in Figs. 2 and 3. Graph of $V$ against $f_{o}$, corresponding to open-loop v-f conversion, is shown in Fig. 2. with $V_{i n}$ against $f_{o}$ shown in Fig. 3. Linearity achieved was better than $0.5 \%$-clearly much better than the open-loop performance.

## System description

If the loop gain of a closed-loop system is high then the effect of non-linearities in the forward path is much reduced. In this case we have a highly non-linear V to $\mathrm{f}_{\mathrm{o}}$ converter and an integrator/error detector is then included to provide the feedback. In d.c. terms, the integrator can be regarded as having infinite gain since for finite input voltage the output
voltage after infinite time is infinite, ignoring the effect of saturation. Alternatively: $\Delta V=$
$1 / R C \int_{0}^{\mathrm{T}} V_{\mathrm{in}} d t+1 / R C \int_{0}^{t} 15 d t$
The steady-state condition of constant $f_{o}$ can only occur when V is constant and this occurs when $\Delta V$ is zero i.e. when the integral of the input signal and the integral of the feedback signal exactly cancel. Hence exact correspondence between $V_{i n}$ and $f_{o}$ can be expected if the integrator and feedback signal are "perfect". Immediate improvement in the system would be effected if an i.c. with much lower input current requirements were used e.g. 308. Further improvement would be obtained by the use of a low-loss capacitor. The c.m.o.s. monostable was included to give an output pulse train of well defined height and width and overall shape. A better $\mathrm{f}_{\mathrm{o}}$ to $\mathrm{f}_{\mathrm{o}}$ converter could have been used. It should be noted that the overall characteristics are now dictated by the feedback signal and the integrator so that


Fig. 3
Fig. 2
forward path changes, causing changes in $f_{0}$, will be completely cancelled, apart from transient effects. Changes in the shape of $f_{0}$, e.g. impulse height and width, will however have an effect on $f_{0}$, although not linearity.

## System modification

Effectively, the combination of the monostable and integrator is an $f^{\prime}{ }_{o}$ to $v$ converter. The system could therefore be changed to that shown in Fig. 4. K would be chosen to be sufficiently high such that the linearity of the overall system is equivalent to that of the $f$ to $v$ converter. This is only satisfactory if the shape of the $\mathrm{f}^{\prime} \mathrm{o}$ pulses is satisfactory.

## Element description

The circuit of Fig. 5 shows the detail of the unijunction $v$ to $f$ converter (card 1) used. The opto-elements are included to show that their inherent isolating properties can be used not least to produce a very non-linear $v$ to $f^{\prime}{ }^{\prime}$ characteristic. This is because $D_{1}$ requires approximately 1.6 V to conduct and there is non-linearity in the
device current transfer ratio. Resistor $\mathrm{R}_{2}$ is included to protect the transistor and $\mathrm{R}_{4}$ is large to produce a sufficiently large pulse to trigger the monostable. Resistor $\mathrm{R}_{1}$ may be reduced to allow much lower input voltages to be used. The limit is set by the opto-diode input current. Any opto-isolator may be used e.g. TIL112.

## Components

$\mathbf{R}_{1} 2.2 \mathrm{k} \Omega, \mathrm{R}_{\mathbf{2}} 1 \mathrm{k} \Omega, \mathrm{R}_{\mathbf{3}} 100 \Omega$
$\mathrm{R}_{4} 10 \mathrm{k} \Omega$
Opto-isolators 4350
(Hewlett-Packard)
U.j.t. $2 \mathrm{~N} 2646 \mathrm{~V}_{\mathrm{s}} 15 \mathrm{~V}$
$\mathrm{C} 0.01 \mu \mathrm{~F}$
Circuit of Fig. 6 is the c.m.o.s. monostable used. It is identical in format to that described in set 18 , card 8 but includes an extra diode to allow the capacitor to discharge closer to zero volts to improve linearity.

## Components

R $100 \mathrm{k} \Omega$
C 2.2 nF
D 1N914
IC CD4013E


## Linear voltage-to-frequency converters



## Circuit description

The circuit comprises an integrator whose output ramps toward positive and negative target values defined by diodes $D_{2}$ and $D_{3}$ i.e. the potential at the non-inverting input of comparator $\mathbf{I C}_{2}$ is $\mathbf{V}_{\mathbf{D}_{2}}+\mathbf{V}_{\mathrm{D}_{3}}+$ $\mathrm{V}_{B C}\left(\right.$ or $\mathrm{V}_{\mathrm{D} 1}$ ) about $\pm 9 \mathrm{~V}$. When the transistor is off ( $\mathrm{V}_{\mathrm{oz}}$ negative), capacitor current is
$I=\frac{V_{\text {controu }}\left(1-\frac{R_{2}}{R_{1}+R_{2}}\right)}{R_{3}+R_{4}}$
When $\operatorname{Tr}_{1}$ conducts, $I$ is
$\mathrm{I}=-V_{\text {control }}\left(\frac{R_{2}}{R_{1}+R_{2}}\right) / R_{\mathbf{4}}$
For equal slopes at the triangular output, $\mathrm{V}_{\mathrm{o}_{1}}$, the current magnitudes are equal, provided
$\frac{R_{1}}{R_{z}}=1+\frac{R_{3}}{R_{4}}$
If $\mathrm{V}_{\mathrm{O}_{2}}$ is positive, $\mathrm{Tr}_{1}$ is on, and integrator output rises towards +9 V at which level the comparator $\mathrm{IC}_{2}$ switches over to make $\mathrm{Vo}_{2}$ negative, bringing $\mathrm{Tr}_{2}$ out of conduction. $\mathrm{C}_{1}$ charges according to the first equation, and integrator output ramps towards -9 V , when comparator again changes state. Components $\mathrm{C}_{2}, \mathrm{R}_{5}, \mathrm{R}_{6}$ form a phase-advance network to compensate for the switching delays of $\mathrm{IC}_{2}$ and $\mathrm{Tr}_{1}$ at the higher frequencies. The invert mode of $\mathrm{Tr}_{1}$ provides a very low collector-emitter drop (few millivolts), i.e. the effect on the second equation is neglected. Linearity is better than $0.5 \%$ over the range of control
voltage, 0.1 V to 8 V , based on deviation from 6 V value.

## Component changes

This slew rate is typically $10 \mathrm{~V} / \mu \mathrm{s}$. If 741 used, slew rate ( $0.5 \mathrm{~V} / \mu \mathrm{s}$ ) restricts higher frequency to which linearity is maintained (see graph).

Range of $\mathrm{C}_{1}$ : Typically 47 to 200 pF . Frequency variation shown on graphs. Frequency is power supply dependent, hence need for good stability of supply.

## Typical performance data

Supply $\pm 15 \mathrm{~V}$
IC $_{1}$ 741S IC $\mathbf{I M}_{2}$ LM11
$\mathrm{Tr}_{1}$ ME4002
$\mathrm{R}_{1} 68 \mathrm{k} \Omega, \mathrm{R}_{2} 22 \mathrm{k} \Omega, \mathrm{R}_{3} 33 \mathrm{k} \Omega$
$\mathrm{R}_{4} 15 \mathrm{k} \Omega \quad \mathrm{R}_{5}, \mathrm{R}_{7} 3.3 \mathrm{k} \Omega$
$\mathrm{R}_{6} 12 \mathrm{k} \Omega \quad \mathrm{R}_{8} 4.7 \mathrm{k} \Omega$ all $\pm 5 \%$
$\mathrm{C}_{1} 100 \mathrm{pF} \quad \mathrm{C}_{2} \operatorname{lnF}$
$\mathrm{D}_{1}$ 1N914
$\mathrm{D}_{2}, \mathrm{D}_{3}$ reference diodes 6.8 V
e.g. BZY88
$V_{\text {eontrol }}$ range 0 to 10 V
Triangular output $\pm 8 \mathrm{~V}$ peak
Frequency range 30 Hz to 33 kHz

Vary mark/space ratio of output at $V_{O_{2}}$ by $R_{2} / R_{1}$ ratio change; this also modifies frequency.
Range of $R_{2}, R_{1} 22$ to $68 \mathrm{k} \Omega$
Range of mark/space 1:1 to $1: 3$.

## Circuit modifications

- A variable output voltage is obtainable via the circuit shown in Fig. 1. Comparator hysteresis can be changed by varying the fraction fed back via a potentiometer $R V_{1}$. This will control the output


amplitude. The triangular output is shaped by the circuit of Fig. 2. Potentiometer RV $_{2}$ is adjusted for a minimum even-harmonic content, to provide an approximate cisoidal wave form at Vout.
- The field-effect transistors of Fig. 3 provide a similar switching action to $\mathrm{Tr}_{1}$ in first circuit to provide the integrator capacitor current charging paths. $\mathrm{IC}_{3}$ as an integrator employs a speed-up network of 150 pF in series with $10 \mathrm{M} \Omega$ resistor.
Transistors $\mathrm{Tr}_{2}$ and $\mathrm{Tr}_{3}$ controlled by square-wave output from the Schmitt circuit of $\mathrm{IC}_{4}$. When $\mathrm{Tr}_{2}$ is on, $\mathrm{Tr}_{3}$ is off and $\mathrm{C}_{3}$ charges via $\mathrm{Tr}_{2}$ and $10 \mathrm{k} \Omega$ resistor. With $\mathrm{Tr}_{2}$ off, and $\mathrm{Tr}_{3}$ on, current reverses through the capacitor with magnitude defined by $V_{\text {control }} / 2 R_{9} . \mathrm{RV}_{3}$ should be adjusted to provide a symmetrical square-wave output when $V_{\text {control }}$ is 5 mV . Input control voltage range: 5 mV up to 5 V .
Frequency range 10 Hz to 10 kHz .


## Further reading

Wright, M.J. Linear voltage to frequency converter, Electronic Engineering, July 1973.
Linearize your v-f converter,
Electronic Design, Nov. 1973. Applied Ideas, Electronic Engineering, Jan. 1975, p. 17. Linear Integrated Circuits, National Semiconductor, 1972, p. 255.

Cross references
Set 3, cards 1, 5, 11
Set 17, card 3

## Diode-pump voltage-to-frequency converter



## Circuit description

Elements $\mathrm{R}_{1}, \mathrm{R}_{2}, \mathrm{D}_{1}, \mathrm{D}_{2}$ and $\mathrm{C}_{1}$ are not basic to the action of this circuit and will be ignored initially. Suppose the i.c. output is sitting at +14 V . Then $C_{2}$ will have been charged to this level via $\mathrm{D}_{3}$. However as $C_{3}$ charges via $R_{3}$ under the influence of $V_{\mathrm{In}}$, the negative terminal of the i.c. eventually reaches $0 V$ and the amplifier output swings negative. The network comprising $\mathrm{C}_{4}, \mathrm{R}_{4}$ and $\mathrm{C}_{5}$ provides sufficient positive feedback to make this swing very rapid-hence the use of a high speed op-amp. Capacitor $\mathrm{C}_{2}$ then deposits its charge via $\mathrm{D}_{4}$ into $\mathrm{C}_{3}$ in a diode pump fashion thereby lowering the voltage across $\mathrm{C}_{3}$. However the positive feedback network consists of elements with a short time constant and the voltage on the positive terminal quickly becomes less negative than the negative terminal voltage and so the amplifier voltage swings back to +14 V . In the -14 V period the circuit is acting rather like a monostable, the delay being fixed by the $\mathrm{C}_{4}, \mathrm{R}_{4}, \mathrm{C}_{5}$ network and by the $\mathrm{R}_{3}, \mathrm{C}_{3}$ network. Because there is again positive feedback the rising edge will be
equally sharp but the period will be difficult to define accurately, partly because of the complexity of the CR networks and partly because two voltages both going in the same direction (positive) are being compared.
This, however, is not serious since the pulse width does not affect the amount of charge on $\mathrm{C}_{2}$, and it is this charge which is being balanced by the current in the input network. The maximum frequency we obtained was close to the limit of the op-amp but the markspace ratio could have been made even lower if required by reducing $C_{3}, R_{3}$ or lengthening the time constant of $\mathrm{C}_{4}, \mathrm{R}_{4}, \mathrm{C}_{5}$. The network comprising $\mathrm{R}_{\mathbf{1}}$, $\mathrm{R}_{2}, \mathrm{C}_{1}$ and $\mathrm{D}_{2}$ prevents the device from locking into a saturated condition by too large an input voltage (positive). Diode $D_{1}$ prevents the negative input terminal being overdriven by a negative input voltage.

## Circuit modifications

- A high-speed comparator would be preferable to an op-amp which was used in our experiments.
- The pulse width does not theoretically affect the result


## Components

Supplies $\pm 15 \mathrm{~V}$
IC 748C
$\mathrm{R}_{1} \quad 12 \mathrm{k} \Omega, \mathrm{R}_{2} 3.9 \mathrm{k} \Omega$
$\mathrm{R}_{\mathrm{s}} 10 \mathrm{k} \Omega, \mathrm{R}_{4} 4.7 \mathrm{k} \Omega$
$\mathrm{C}_{1} 4.7 \mu \mathrm{~F}, \mathrm{C}_{2} 1 \mathrm{nF}$
$\mathrm{C}_{3} 33 \mu \mathrm{~F}, \mathrm{C}_{4} 56 \mathrm{pF}$
$\mathrm{C}_{5} 500 \mathrm{pF}$
$\mathrm{D}_{1}$ to $\mathrm{D}_{4} 1 \mathrm{~N} 914$

## Performance

$V_{\text {in }}: 0$ to +4.00 V
Output pulse train: pulse width about $20 \mu$ s swinging from +14 V to -14 V with a maximum frequency of around 14 kHz , corresponding to a mark-space ratio approaching 3: 1. Linearity better than $0.3 \%$ over two decades.
but the pulse height does. A c.m.o.s. buffer amplifier could be included to give a well defined output pulse heightsee reference 2 .

- An alternative approach to the pulse height problem is to use internal clamping of the output level-see references 3.


## References

1 Pease, R. Ultra-linear voltage-to-frequency converter, Electronic Engineering, March 1971.
2 Set 3 (waveform generators) card 11.
3 Set 3, card 1.
Set 2, card 1.

## Differential input voltage-to-frequency converter



## Circuit description

The above circuit is of a form published by Woodward but with what appear to us as corrections, although we have to admit to not achieving the performance claimed in his article, viz linearity better than $0.05 \%$ from 10 Hz to 10 kHz . The results we achieved are shown roughly in Fig. 2, measured linearity being $0.15 \%$ over the two decades, 100 Hz to 10 kHz .
Pin c of $\mathrm{IC}_{2}$ is the R (reset) terminal and its action is not necessary in a brief explanation. Pins $a$ and $b$ are the trigger and threshold terminals of the i.c. When the $\mathrm{C}_{2}$ capacitor voltage goes below the trigger potential, $V_{s} / 3$, the output swings high, and when the voltage exceeds the threshold voltage, $2 V_{\mathrm{s}} / 3$, the output swings low-see waveforms of Fig. 3.
The basic principle is that of charge dispensing in which a current proportional to a voltage is balanced by the periodic charging of a capacitor to a precise voltage. In this case, the current through the f.e.t. is fixed by the input voltage at $V_{\text {in }} / R_{\text {1n }}$. This current flows for time T as a result of the charging of $\mathrm{C}_{2}$ from $V_{\mathrm{s}} / 3$ to $2 V_{\mathrm{s}} / 3$. Thus
$\frac{V_{\mathrm{in}}}{R_{\mathrm{in}}} T=C_{2} \frac{V_{\mathrm{s}}}{3}$
and $f_{\mathrm{O}}=\frac{3 V_{\mathrm{in}}}{R_{\mathrm{in}} C_{2} V_{\mathrm{s}}}$
This expression is valid so long as $T$ is large compared with the pulse width.
When the output goes high $\mathrm{C}_{2}$ charges via $R_{3}$ and $D_{2}$ from
$V_{\mathrm{s}} / 3$ toward $\mathrm{V}_{\mathrm{s} .}$ During this period $D_{1}$ is reverse biased and at the same time $C_{1}$ is providing some current to the f.e.t.
When $\mathrm{C}_{2}$ reaches $2 V_{\mathrm{s}} / 3$ the output goes low, $\mathrm{D}_{1}$ conducts, $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ share the charge on $\mathrm{C}_{2}$ and the parallel combination discharges linearly through the f.e.t. Diode $D_{2}$ is reverse biased in this period.
The sharing of the charge between $C_{1}$ and $C_{2}$ causes the sharp drop in the $\mathrm{C}_{2}$ voltage when $2 V_{s} / 3$ is reached. The discharge is linear because the f.e.t. current is fixed by the input voltage.
The results obtained required adjusting of the op-amp offset voltage to zero. Common-mode rejection ratio is independent of input resistor match and is dictated by the op-amp used. However, common-mode voltage should not exceed $\pm 2 \mathrm{~V}$.

## Component changes

The charging time depends on $C_{2} R_{3}$ and should be short without $R_{3}$ being so low as to overload $\mathrm{IC}_{2}$. This is not difficult to achieve since it is the open collector terminal which is used to charge $\mathrm{C}_{2}$. Capacitor $\mathrm{C}_{1}$ serves to cut off $D_{1}$ whilst $C_{2}$ is charging, so its value is not critical. Generally speaking though it should be less than $\mathrm{C}_{2}$ to minimize the drop in $C_{2}$ voltage when $D_{1}$ starts conducting again, thereby keeping the slope of the downwards ramp as large as possible and clearly defining the time at which the voltage drops below $V_{s} / 3$. Actually, $\mathrm{C}_{1}$ and $D_{1}$ can be removed altogether without complete failure of the circuit, although linearity and output pulse shape

Components
Supplies $\pm 15 \mathrm{~V}$
$\mathrm{IC}_{1}$ 741, $\mathrm{IC}_{2}$ NE5SS
Tr 2N5457
$\mathrm{R}_{1} 270 \Omega$
$\mathrm{R}_{2} 1.2 \mathrm{k} \Omega$
$\mathrm{R}_{3} 47 \Omega$
$\mathrm{C}_{1} 1 \mathrm{nF}$
$\mathrm{C}_{2} 22 \mathrm{nF}$
$\mathrm{D}_{1}, \mathrm{D}_{2} 1 \mathrm{~N} 914$
are affected.
Diodes $D_{1}$ and $D_{2}$ can be any general-purpose diodes unless very high speed operation is required.
Reducing the values of the op-amp input resistors and choosing a suitable op-amp will allow values of $\mathrm{V}_{1 \mathrm{n}}$ in the millivolt region to be used to give the same output frequencies.

## Circuit modifications

Any circuit which will successfully draw constant current from the junction of $C_{1}$ and $D_{1}$ will produce the same result and such a circuit is shown in Fig. 4. The photodiode current is proportional to light intensity so an intensity-to-frequency converter would be produced by this arrangement. The differential input aspect is lost, however, unless one puts a second photodiode, connected the opposite way round, across the one shown.

## Reference

Woodward, W.S. Simple 10 kHz voltage-to-frequency converter features differential inputs, EDN, Oct. 20, 1974, p. 86

Fig. 2



Fig. 3


Fig. 4
wireless world circard

Most of the circuits described have been aimed at linearizing the v-f conversion, as in measurement of modulation systems. Sometimes it is required to have a converter in which the $v$ - f conversion is highly non-linear with the frequency following, for example, an exponential or logarithmic function or sharply changing at some threshold voltage. The circuit indicates a simple way of changing the frequency over a claimed five-decade range.
A linear voltage variation is applied to the base-emitter junction of a transistor to charge a capacitor. The capacitor forms part of an
astable circuit based on the well-known 555 timer, with a sawtooth waveform generated across the capacitor swinging between $V / 3$ and $2 V, / 3$. The reference indicates additional components to set the frequency to zero for $V=0$ and for buffering the output waveform. More generally a linear v-f converter is combined with a non-linear amplifier whose non-linearity is predictable, rather than introducing non-linearity into the conversion process itself.

## Reference

Brice, J. L. Voltage-controlled ramp generator, Wireless World, June 1976, p. 72.


The new generation of linear integrated circuits includes complete v-f modules that will compete with the hybrid and modular versions for many applications. One such monolithic device RC4151 is in line of succession to the 555 . It includes a monostable comparator and output stage, but adds a switched current generator. It can be used without additional active devices, but for improved linearity is combined with an op-amp to form a chargebalancing system. The input
current to the summing junction is balanced by the constant-height constant-width current pulses returned by the monostable ensuring a linear relationship. A zero-offset voltage fed to the non-inverting terminal ensures that $\mathrm{f} \rightarrow \mathbf{0}$ as $\mathrm{V} \rightarrow 0$. Resistor $\mathrm{R}_{\mathbf{5}}$ sets the scale-factor for $0-10 \mathrm{kHz}$ corresponding to $0 \rightarrow 10 \mathrm{~V}$.

## Reference

Cate, T. IC V-f converters readily handle other functions such as f-V, A-D, EDN, Jan. 5, 1977, pp. 82-6.

The same article shows amongst other applications a linear thermometer, with some similarity to the band-gap reference circuits of set 23. The temperature-sensing pair are forced to operate at a $10: 1$ ratio of collector currents giving a $\Delta V_{\mathrm{BE}}$ that is a controlled linear function of temperature. The precise
scaling factor is set by the $5 \mathrm{k} \Omega$ resistor. The amplifier requires to be a true differential input amplifier of controlled gain. Again the overall function is split into two parts: a linear v-f converter, and a separate circuit to provide the linear or nonlinear response. It would be proper to describe this as a T-V-f converter.

