

# 10-kHz VFC uses charge-pump variation

STEPHEN WOODWARD, UNIVERSITY OF NORTH CAROLINA, CHAPEL HILL, NC

A diode-capacitor charge pump is the starting point for many voltage-to-frequency-converter (VFC) designs. The circuit in **Figure 1** uses a variation on that classic theme to achieve linearity less than 0.05%, micropower operation of approximately 10- $\mu$ A total draw from a 5 to 36V rail, and bipolar-input capability. The basis for these features is the switchable-polarity, self-compensating charge pump comprising  $D_1$  to  $D_4$ ,  $C_1$  to  $C_4$ , and CMOS switches  $S_2$  and  $S_3$ . Although simple in concept, VFCs using diode-capacitor pumps suffer from the need to cope with the nonideal characteristics of diodes used as analog switches.

Temperature-dependent forward-voltage drop, junction and stray capacitance, and reverse leakage current all conspire to limit converter accuracy. The stray capacitance and leakage current are especially troublesome in low-power applications, in which the need to minimize pump-current consumption limits the size of the pump capacitors. Because the total amount of charge pumped in each converter cycle is minimal, the error sources are proportionally more significant and thus harder to control and compensate. The unique pump circuit in this converter comprises two distinct halves:  $D_1$ ,  $D_2$ ,  $C_1$ , and  $C_2$  generate a frequency-proportional current that closes the VFC's feedback loop, and  $D_3$ ,  $D_4$ ,  $C_3$ , and  $C_4$  generate an error-correcting compensation current.

If you assume that  $C_2=C_2=C_3=C_4$  and equality of diode for-

ward drops ( $V_D$ ) and stray capacitance ( $C_S$ ), then the net feedback current from the pump is

$$\begin{aligned} f_{\text{OUT}}(2C_1 + C_S) & \left[ 4.55\text{V} \times \frac{2C_1}{2C_1 + C_S} - 2V_D - (4.55\text{V} \times \frac{C_1}{2C_1 + C_S} - 2V_D) \right] \\ & = f_{\text{OUT}}(2C_1 + C_S) \left[ 4.55\text{V} \times \frac{2C_1 - C_1}{2C_1 + C_S} + 2V_D - 2V_D \right] \\ & = f_{\text{OUT}} \times 4.55 \times C_1 = f_{\text{OUT}} \times 10^{-4} \mu\text{A}/\text{Hz}. \end{aligned}$$

You not only obtain compensation for the bothersome  $V_{D,S}$ , but also eliminate the effects of stray capacitance in the bargain. Operation of the converter depends on integrator  $IC_1$ 's control of multivibrator  $IC_3$ . The combination is such that  $f_{\text{OUT}}=0$  when  $IC_1$ 's output is 1.2V. If, for example,  $V_{\text{IN}}>0\text{V}$ ,  $IC_1$  ramps negative. As  $IC_1$  ramps through approximately 0.8V,  $Q_1$  begins to conduct, thereby turning on both  $Q_2$  and  $Q_3$ .  $Q_2$  drives  $S_1$  to the "plus" polarity state, providing a status signal to the connected system (typically, a gated up/down counter). The status signal indicates the presence of a positive  $V_{\text{IN}}$ .  $S_1$  sets up  $S_2$  and  $S_3$  to provide a negative feedback current to  $C_3$ . Subsequently,  $Q_3$ 's collector current causes  $IC_3$ 's  $f_{\text{OUT}}$  to increase until  $1\text{E}-7 \times f_{\text{OUT}} = V_{\text{IN}}/R_1 = 4 \text{ kHz}/\text{V}$

