## Scheme yields frequency-locked triangle waves

## Daniel Dufresne, Decatron, St Bruno, PQ, Canada

The circuit in Figures 1 and 2 generates frequency-locked triangle waves of constant amplitude. It uses readily available TTL and other older-technology parts. The circuit portion in

Figure 1 comprises the frequency dividers, counters, and converter. The portion in Figure 2 contains current sources, output circuits, and comparators. The circuit satisfies a need

for a triangle wave of approximately constant amplitude, at a frequency exactly one-tenth or $1 / 100$ that of an input TTL clock. The input frequency can vary over a wide range before the circuit loses lock. The triangle-wave output frequency ranges from 250 Hz to 2.5 kHz . Two decade dividers divide the input clock by 10 or 100 . Switch $S_{1}$ selects the divider ratio. The signal RISE/ $\overline{\mathrm{FALL}}$ is a $50 \%$-duty-cycle wave that turns on a 2 I current source, comprising transistors $Q_{3}, Q_{4}$, and $Q_{5} ; a-I$ current source comprising $Q_{1}$ and $Q_{2}$ is always on.

After you initially adjust $\mathrm{R}_{21}$, op amp $\mathrm{IC}_{3}$ keeps any dc offset (caused by tracking imbalances between the current source and sink) to a minimal value. The output signal from the 8 -bit DAC, $\mathrm{IC}_{12}$, controls the current level in both the source and sink. The currents sum on capacitor $\mathrm{C}_{2}$, thus gen-
erating a triangle wave. An op amp buffers the triangular signal; potentiometer $\mathrm{R}_{22}$ adjusts the output level. Assuming a fixed input frequency and a fixed capacitor value, you can adjust the current sources for the desired amplitude.

If the frequency decreases, the triangle-wave amplitude increases. To keep the amplitude constant, comparator $\mathrm{IC}_{4}$ detects that the positive-peak amplitude is too high. The comparator sends input-clock signals to decrement the 8-bit counter $\mathrm{IC}_{6}$ and $\mathrm{IC}_{7}$, thus controlling the source- and sinkcurrent value through the DAC. Similarly, if you raise the clock frequency, the triangle-wave amplitude decreases. Comparator $\mathrm{IC}_{5}$ detects that the positive-peak amplitude at the end of the triangle wave's rise is too low. $\mathrm{IC}_{11 \mathrm{a}}$ latches the comparator output and gates clock pulses to increase the count and the source- and sink-current values.


A companion to Figure 1's converter, this block contains the supporting current sources, output circuits, and comparators.

## EDN <br> Design Ideas

If you run out of counts on $\mathrm{IC}_{6}$ and $\mathrm{IC}_{7}$, the carry and borrow output signals trigger the monostables, $\mathrm{IC}_{13 \mathrm{~A}}$ and $\mathrm{IC}_{13 \mathrm{~B}}$. LED $\mathrm{D}_{2}$ or $\mathrm{D}_{3}$ lights to warn you to change the input frequency accordingly. Frequency tracking is asymmetric: As soon as the circuit detects the high limit, pulses decrement the counter. The sooner the high limit occurs, the more decrementing pulses the counter receives. However, you detect that the current is too low only when the RISE/FALL signal falls, and the triangular wave is still below the posi-tive-peak low limit. This occurrence triggers a single pulse.

To adjust the circuit, set the divider to $\mathrm{f} / 10$, apply a $10-\mathrm{kHz}$ TTL signal to the clock input, short-circuit $\mathrm{C}_{2}$, push the TEST button, and adjust $\mathrm{R}_{22}$ for a zero-centered triangular wave. Release the TEST button, and remove the short circuit. You can increase the frequency range by using a bigger counter and a higher resolution DAC or by band-switching the cur-rent-summing capacitor, $\mathrm{C}_{1}$, with some added logic that the borrow and carry outputs of $\mathrm{IC}_{7}$ trigger. (DI \#2127) EDN

To Vote For This Design, Circle No. 327

