10-kHz VFC uses charge-pump variation

STEPHEN WOODWARD, UNIVERSITY OF NORTH CAROLINA, CHAPEL HILL, NC

A diode-capacitor charge pump is the starting point for many voltage-to-frequency-converter (VFC) designs. The circuit in **Figure 1** uses a variation on that classic theme to achieve linearity less than 0.05%, micropower operation of approximately 10- μ A total draw from a 5 to 36V rail, and bipolar-input capability. The basis for these features is the switchable-polarity, self-compensating charge pump comprising D₁ to D₄, C₁ to C₄, and CMOS switches S₂ and S₃. Although simple in concept, VFCs using diode-capacitor pumps suffer from the need to cope with the nonideal characteristics of diodes used as analog switches.

Temperature-dependent forward-voltage drop, junction and stray capacitance, and reverse leakage current all conspire to limit converter accuracy. The stray capacitance and leakage current are especially troublesome in low-power applications, in which the need to minimize pump-current consumption limits the size of the pump capacitors. Because the total amount of charge pumped in each converter cycle is minimal, the error sources are proportionally more significant and thus harder to control and compensate. The unique pump circuit in this converter comprises two distinct halves: D₁, D₂, C₁, and C₂ generate a frequency-proportional current that closes the VFC's feedback loop, and D₃, D₄, C₃, and C₄ generate an error-correcting compensation current. If you assume that C₂=C₂=C₃=C₄ and equality of diode forward drops (V_D) and stray capacitance (C_s), then the net feedback current from the pump is

$$\begin{split} f_{OUT}(2C_1 + C_S) & \left[4.55V \times \frac{2C_1}{2C_1 + C_S} - 2V_D - (4.55V \times \frac{C_1}{2C_1 + C_S} - 2V_D) \right] \\ & = f_{OUT}(2C_1 + C_S) \left[4.55V \times \frac{2C_1 - C_1}{2C_1 + C_S} + 2V_D - 2V_D \right] \\ & = f_{OUT} \times 4.55 \times C_1 = f_{OUT} \times 10^{-4} \mu \text{A/Hz}. \end{split}$$

You not only obtain compensation for the bothersome V_Ds , but also eliminate the effects of stray capacitance in the bargain. Operation of the converter depends on integrator IC₁'s control of multivibrator IC₃. The combination is such that $f_{OUT}=0$ when IC₁'s output is 1.2V. If, for example, $V_{IN}>0V$, IC₁ ramps negative. As IC₁ ramps through approximately 0.8V, Q₁ begins to conduct, thereby turning on both Q₂ and Q₃, Q₂ drives S₁ to the "plus" polarity state, providing a status signal to the connected system (typically, a gated up/down counter). The status signal indicates the presence of a positive V_{IN} . S₁ sets up S₂ and S₃ to provide a negative feedback current to C₅. Subsequently, Q₃'s collector current causes IC₃'s f_{OUT} to increase until 1E-7×f_{OUT}=V_{IN}/R₁=4 kHz/V



for the values shown, and the integrator is thus balanced.

 $V_{\rm IN}{<}0V$ causes IC_1 to ramp positive, turning off the $Q_1{-}Q_2{-}Q_3$ transistor trio. This action causes S_1 to generate a "minus" status and set up S_2 and S_3 to generate a positive feedback current. The loop adjusts $f_{\rm OUT}$ until 1E–7=– $V_{\rm IN}/R_1$, as in the case of $V_{\rm IN}{>}0V$. The converter's overall temperature coefficient depends on matching all pump capacitances, including the pc-board contribution to C_s parasitics. A $\pm 5\%$ capacitance tolerance is good enough to reduce the charge-pump

temperature coefficient to approximately 50 ppm/°C. The converter linearity is $\pm 0.03\%$, and the current draw is an unexcelled 6.5 to 10 μ A as f_{OUT} goes from 0 to 10 kHz. IC₁'s approximately 300- μ V input-offset spec determines the converter's zero offset. IC₂'s regulation of the 4.55V reference affords good power-supply rejection, yielding undiminished accuracy for supply voltages from 5 to 36V. (DI #2183)

To Vote For This Design, Circle No. 531



A fleapower bipolar-input VFC uses a modified charge-pump technique to achieve high linearity with power supplies ranging from 5 to 36V.