designideas

1-Hz to 100-MHz VFC features 160-dB dynamic range

Jim Williams, Linear Technology Corp

The VFC (voltage-to-frequency-converter) circuit in **Figure 1** achieves a wider dynamic range and a higher full-scale output frequency— 100 MHz with 10% overrange to 110 MHz—by a factor of 10 over any commercially available converter. The circuit's 160-dB dynamic range spans eight decades for a 0 to 5V input range and allows continuous operation down to 1 Hz. Additional specifications include 0.1% linearity, a 250-ppm/°C gain/temperature coefficient, a 1-Hz/°C zero-point shift, and a 0.1% frequency shift for a 10% power-supplyvoltage variation. A single 5V supply powers the circuit.

Chopper-stabilized amplifier IC₁, an LTC-1150, controls a crude but widerange oscillator core comprising bipolar transistors Q_1 and Q_2 and inverters IC_{2A} and IC_{2B}. In addition to delivering a logic-level output, the oscillator core clocks divide-by-four counter IC₃, which in turn drives IC_4 , a 74HC4060 configured as a divide-by-16 counter.

After undergoing a total division by 64 in IC₃ and IC₄, the oscillator core's output drives a charge pump comprising IC₅, an LTC6943, and its associated components. The averaged difference between the charge pump's output and the applied input voltage appears at the summing node and biases IC₁, thereby closing the control loop around the wide-range oscillator core.



designideas

The circuit's extraordinary dynamic range and high speed derive from the oscillator core's characteristics, the divider/charge-pump-based feedback loop, and IC₁'s low dc input errors. Both IC₁ and IC₅ help stabilize the circuit's operating point by contributing to overall linearity and stability. In addition, IC₁'s low offset drift ensures the circuit's 50-nV/Hz gain-versus-frequency characteristic slope and permits operation as low as 1 Hz at 25°C.

Applying a positive input voltage causes IC_1 's output to go negative and alter Q_1 's bias. In turn, Q_1 's collector current produces a voltage ramp on C_1 (upper trace in **Figure 2**). The ramp's amplitude increases until Schmitt trigger inverter IC_{2A} 's output (lower trace in **Figure 2**) goes low, discharging C_1 through Q_2 (connected as a low-leakage diode). Discharging C_1 resets IC_{1A} 's output to its high state, and the ramp-and-reset action continues.

The leakage current of diode D_1 , a Linear Systems JPAD-500, dominates all other parasitic currents in the oscillator core, but its 500-pA maximum leakage ensures operation as low as 1 Hz. The two sections of charge pump IC₅ operate out of phase and transfer charge at each clock transition. Components critical to the charge pump's stability include a 2.5V LT-1460 voltage reference, IC₆; two Wima FKP-2 polypropylene film/foils; 100-pF capacitors, C₄ and C₅; and the low charge-injection characteristics of IC₅'s internal switches.

The 0.22- μ F capacitor, C₇, averages the difference signal between the inputderived current and the charge pump's output and applies the smoothed dc signal to amplifier IC_1 , which in turn controls the bias applied to Q_1 and thus the circuit's operating point. As noted, the circuit's closed-loop-servo action reduces the oscillator's drift and enhances its high linearity. A 1-µF Wima MKS-2 metallized-film-construction capacitor, C₈, compensates the servo loop's frequency response and ensures stability. Figure 3 illustrates the loop's wellbehaved response (lower trace) to an input-voltage step (upper trace).









For the circuit to achieve its design goals, certain special techniques and considerations apply. Diode D_1 's leakage current dominates all other parasitic leakage currents at IC_{2A} 's input, and thus Q_1 must always supply sufficient source current to sustain oscillation and ensure operation as low as 1 Hz.

The circuit's 100-MHz full-scale

upper frequency limit forces stringent restrictions on the oscillator core's cycle time, and only 10 nsec is available for a complete ramp-and-reset sequence. The reset interval imposes an ultimate speed limit on the circuit, but the upper trace in **Figure 2** shows a 6-nsec reset interval that falls comfortably within the 10-nsec limit. A path from the cir-

designideas

cuit's input to the charge pump's output allows for correction of small nonlinearities due to residual charge injection. This input-derived correction is effective because the charge injection's effects vary directly with the oscillation frequency, which the input voltage determines.

Although you can use the component values given in **Figure 1** to assemble prototypes and small production quantities of the circuit, you need to consider component selection for optimum manufacturability and high-volume production. **Table 1** lists certain components' target values and estimated selection yields. The notes in **Figure 1** list the key components that the design uses.

To calibrate the circuit, apply 5V to

TABLE 1 SELECTION CRITERIA FOR COMPONENTS		
Component	Selection parameter at 25°C	Typical yield (%)
Q ₁	I _{CER} <20 pA at 3V	90
Q ₂	I _{EBO} <20 pA at 3V	90
D ₁	75 pA at 3V; I _{REV} <500 pA	80
IC _{2A}	I _{IN} <25 pA	80
IC ₁	$I_B < 5 \text{ pA at } V_{CC} = 5V$	90
IC _{2A} , IC _{2B}	Must toggle with 3.6-nsec-wide (at-50%-	80
	level) input pulse	

the input and adjust the 100-MHz trimmer, R_7 for a 100-MHz output. Next, connect the input to ground and adjust trimmer R_{13} for a 1-Hz output. Allow for an extended settling interval because, at this frequency, the chargepump update occurs once every 32 sec. Note that R_{13} 's adjustment range accommodates either a positive or a negative offset voltage because IC₁'s clock output generates a negative bias voltage for R_{13} . Next, apply 3V to the input and adjust R_o for a 60-MHz output. A certain amount of interaction occurs among the adjustments, so repeat the process until you arrive at optimum values for the three calibration frequencies.EDN