THE DRAWING BOARD

Solving the reset problem

THE MOST IMPORTANT THING WE LEARNED from last month's discussion of counters in general and the 4017 in particular is this: you get what you pay for. Using the 4017 to get nice cheap frequency division was like a lot of things in life-it seemed like a good idea at the time but when we put the IC to work we only got half of what we expected. The circuit was certainly cheap enough but the results were a far cry from nice. Two major problems showed up that really limited the usefulness of the circuit. The first, asynchronous reset, introduced some unpredictability in the output. The second problem was that the output duty cycle would change as we changed the number we were dividing by. Now, for some applications those may not be important but for others, they can be a real problem.


Not only that, but it's a good rule of thumb in design to limit the times you're willing to shrug your shoulders and compromise. After all, one of the main reasons you're designing something from scratch is to have the circuit do exactly what you want it to do. There are already more than enough times in life when you have to meet something halfway.


The reset problem

Let's tackle the reset problem first. In a nutshell, asynchronous reset means that the IC will reset itself whenever the reset pin is brought high. Not only is the operation independent of the input clock but you also have no control of the time the RESET pin remains high. Fortunately, that problem can be licked with a little bit of imaginative gating.

The trick to adding synchronous reset to the 4017 is being able to control the RESET pin. We need some sort of gating arrangement that will make it go high when we want; and more important, make it go low when we want. We also need some way of making sure that latter signal comes when RESET is completed. Remember that the 4017 is disabled as long as the RESET pin is held high.

Let's digress for a bit. What we're talking about here is a gating arrangement that has two independent inputs and whose output will change state when triggers are applied to each of the inputs. So, as you've probably guessed by now, we need a flip-flop. Now, you can use some standard-type flip-flop such as the 4043 or






the second second	Carlor - State - Carlos	FRUTH TA	and the second sec
R	S	Q	Q
LOW	LOW	No Change	
LOW	HIGH	HIGH	LOW
HIGH	LOW	LOW	HIGH
HIGH	HIGH	Not Allowed*	

put will be positive and the \overline{Q} output will be negative. In fact, triggering either of the outputs will produce entirely predictable results and obviously stable outputs. The only thing we can't do is connect both the R and s inputs to the same polarity—if we did, the whole thing would obviously go up in smoke. Since we all know that if something bad can happen it *will* happen, we'd better look further for our needed flip-flop.

In Fig. 2, we've done the same sort of thing with a pair of NAND gates. The operation of the circuit is more interesting and, ultimately, more useful. Let's assume the



4044; but in line with the established traditions of this column, let's see what we can do with a bunch of simple gates.

Figure 1 shows how we could build a simple flip-flop. It's made from two inverters and is mechanically triggered. If we connect the R switch to ground the Q outR input is connected to + V and see what happens as we switch the s input between + V and ground.

If we connect the s input to ground, the \overline{Q} output will be high because a NAND gate has a high output if one or more of its *continued on page 93*

DRAWING BOARD

continued from page 88

inputs are grounded. Since the \overline{Q} output is also connected to one of the legs of the first NAND gate we have two highs there and the q output will be low. If we switch the s input to +V, the output of the second NAND gate won't change because the other leg is still being held low. Suppose we now connect the R input to ground while the s input is switched to + V. With one leg grounded, the Q output will go high and the two highs at the inputs of the second NAND gate will make the \overline{Q} output low. As you could predict, that flip-flop only responds to negative triggering because of the basic operation of the NAND gate.

The only thing to watch out for when you're using this flip-flop is to make sure that the s and R inputs aren't grounded at the same time. If that does happen, both outputs will be high and the circuit will be unstable. In practice, the last input to be grounded will decide the ultimate state of the flip-flop. But don't believe us—build it and try it yourself.

We can build the same sort of circuit with NOR gates and the flip-flop will respond to positive triggering. Use the previous discussion as a guide and trace through the operation of the NOR gate flipflop so you understand how it works.

Now let's get back to our original problem. The circuit in Fig. 3 uses a NOR gate flip-flop to control the operation of the reset pin on the 4017. We're using NOR gates because they respond to positive triggering and the outputs of the 4017 are active high. The truth table for the flipflop is shown in Table 1. The not-allowedstate with NOR gates is having both the flip-flop inputs high. This isn't a problem, since the internal gating of the 4017 guarantees that only one output can be high at any one time.

As long as none of the switches are closed, RI holds the input of the flip-flop low. That means that the \overline{Q} output will be low regardless of what is happening at the s input. The reset pin of the 4017 is also held low and the chip is enabled. Now let's close one of the switches and see how the circuit works.

When the selected output goes high, the R input of the flip-flop goes high and a high appears at the \overline{Q} output. This resets the 4017, the selected output goes low, and the 0 output, pin 3, goes high. Remember that the 4017 outputs go high in turn and whatever output you select will be low immediately following a reset pulse. That makes the R input low and control of the flip-flop moves over to the s input. You can see from the truth table in Table 1 that we need a positive pulse there to make the flip-flop change state and put a low at the \overline{Q} output to release the 4017's RESET pin. The Ø output of the 4017 is inverted by NOR gate IC2-a and presents a low to one leg of NOR gate IC2-b. The other leg of the gate is connected to the input clock and when a low appears there, IC2-b goes high and resets the flip-flop. That releases the RESET pin and enables the 4017. If you keep the switch closed at the keyboard, the circuit will reset over and over at the same point. The result will be a series of pulses at the \overline{Q} output equal to the input frequency divided by whatever number you chose.

That circuit gives the 4017 a reset operation that is both synchronous and locked to the input clock. By following everything carefully you should have no trouble understanding how we did it. Remember that the reset operation starts on the positive half of the incoming clock cycle and is ended on the negative half of the same clock cycle. Since the input clock will be running faster than the pulses at any of the 4017 outputs, we don't have to worry about glitching in the count.

A side advantage of that approach is that the Q output of the flip-flop will give us an output wave that is equal in frequency to the \overline{Q} output but opposite in sign. That can come in handy for some things and is especially nice since we're getting it for free.

If you want to cascade several 4017's together to increase the range of division, you won't be able to use the carry output, pin 12. Since that pin is high for the first half of the 4017's full count and low for the second half, frequency division of less than six will mean that the carry pin never goes low. The 0 output will, however, always go through a full cycle no matter what division you're doing, so you can take your signal from there.

The duty cycle problem

Now that we've solved the reset problem, let's look at the duty-cycle problem. In case you forgot what it is, we discovered that the duty cycle of the output would change every time we divided by a different number. It would follow the form 1/N where N is the number you're dividing by. More specifically, the high time would be equal to the period of the incoming clock, and the low time would be equal to N - 1 times the period.

If you're dividing by an even number, some simple gating would let you get an output with a nice 50% duty cycle but trying to do the same thing with an odd number would be—well, odd.

One of the basic rules of design is that there's a better way to do everything and that's true here. When simple problems generate overly complex solutions, it's time to scrap your whole approach and start over with a different color paper. In this case, squaring up the duty cycle not only calls for a different approach, it calls for a different IC—a different kind of counter. We'll examine that—and other mysteries—in next month's column. **R-E**