nology.

It will also show how to build a full-function PIC16C5X microcontroller programmer. The PIC16C5X hardware and software examples—and a PIC16C5X cross assembler—will allow you to develop your own PIC applications. Everything you need to get started costs only about \$70.

What's a PIC?


The PIC16C5X series of 8-bit microcontrollers are low-cost, low-power, high-speed, CMOS devices that contain EPROM, RAM, I/O, and a CPU in an 18- or 28-pin DIP package. The PIC16C5X microcontrollers clock from DC to 20 MHz, have 8 to 20 I/O lines, and incorporate sleep, timer, and watchdog functions.

PIC OTP (one-time programmable) devices are also available. They are not erasable either electrically or with ultraviolet light. PIC OTP parts are typically plastic-cased and less expensive parts than their corresponding devices that contain EPROM. They are usually used only in thoroughly tested and stable designs where no future code changes are likely to occur. This project is a perfect example of that. The programmer is based on an OTP device to make it affordable.

The PIC EPROM-based devices are normally cased in ceramic packages with a transparent window that allows the memory to be erased and reused just as in the popular 27XXX series of EPROMs. These devices are ideal for the testing and prototype phase of a design because they can be reused. However, they are much more expensive than OTP devices.

This programmer can program devices from the PIC16C5X family—both OTP and EPROM variants. A PIC17C42, in OTP form, acts as the PIC16C5X programmer con-

Peter Piper picked a peck of PICs and programmed them himself!



troller. (In the next installment of this article, a PIC17C42 programmer will be described.)

The PIC16C5X family

The PIC16C5X microcontroller programmer is capable of reading, verifying, blank-checking, and programming the PIC16C55, PIC16C54. PIC16C56 and PIC16C57 in both the plastic OTP and ceramic EPROM packages. For security-sensitive applications, each PIC device includes a security EPROM fuse that can be programmed to prevent others from reading the EPROM code. The differences in the four PIC16C5X parts are the oscillator type, the number of available I/O (input/output) pins, and the size of the internal EPROM and RAM. Table 1 provides an overview of the erasable PIC16C5X devices.

Not only is the PIC physically compact, its built-in high-effi-

ciency microcode allows compact programming. A 33-element, single-cycle, single-word instruction set permits the creation of programs that would normally require microcontrollers that use 100-element (or greater) multi-cycle, multi-byte instruction sets. In comparison, the 8749H has almost 50 mov-oriented instructions which actually make up only a small part of the complete 8749H instruction set. Each PIC16C5X instruction word is 12 bits in length with the mnemonic (the opcode) and operand (the register, memory location or direct data to be manipulated) fully defined within the 12-bit word. All 33 PIC16C5X instructions are shown in Table 2, which is reprinted from a PIC data sheet.

PIC's high microcode execution speed is attained because a Harvard architecture, or the Harvard dual-bus concept, is

TABLE 1-OVERVIEW OF UV-ERASABLE DEVICES

Part #	EPROM	RAM	1/0	Supply Voltage	Osc. Freq. Range	Package Options		
PIC16C54	512 × 12	32 × 8	13	4.0 - 5.5 V	DC - 20 MHz	18-pin Windowed CERDIP		
PIC16C55	512 × 12	32 × 8	21	4.0 - 5.5 V	DC - 20 MHz	28-pin Windowed CERDIP		
PIC16C56	1K × 12	32 × 8	13	4.0 - 5.5 V	DC - 20 MHz	18-pin Windowed CERDIP		
PIC16C57	2K × 12	80 × 8	21	4.0 - 5.5 V	DC - 20 MHz	28-pin Windowed CERDIP		

TABLE 2—INSTRUCTION SET SUMMARY

DVTE 0						_	(11-6)	(5)	(4 - 0))
BALE -O	RIENT	ED F	LE REGISTER OPER	RATIONS			OPCODE	d	f(FILE	#)
							d = 0 for des	stination \	N	
							d = 1 for des			
Instruction-	Binary	(Hex)	Name Mn	emonic, Op	erands	1	Operation	SI	atus Affected	Note
0001 11df	ffff	1Cf	Add W and f	ADDWF	1. d	W + f → t	1		C.DC.Z	1,2,4
0001 01df	ffff	14f	AND W and 1	ANDWF	1. d	W&1→			2	2.4
0000 011f	ffff	06f	Clear 1	CLRF	1	0 -> 1			Z	4
0000 0100	0000	040	Clear W	CLRW		$0 \rightarrow W$			Z	
0010 01df	ffff	24f	Complement f	COMF	f. d	i → d			Z	
0000 11df			Decrement f	DECF	f, d	$f \cdot 1 \rightarrow d$			Z	2,4
0010 11df	ffff	2CE	Decrement f,Skip if Zero	DECFSZ	1. d		skip if zero		None	
0010 10df	ffff		Increment f	INCF	f, d	$f+1 \rightarrow d$	SKIP II ZEIO		Z	2,4
0011 11df	ffff		Increment f.Skip if zero	INCFSZ	f, d		skip if zero			2,4
0001 00df	ffff	10f	Inclusive OR W and f	IORWE	1. d	Wyf→c			None	2,4
0010 00df			Move f	MOVE	f, d	1 → d			Z	2,4
0000 001f			Move W to f	MOVWF	1	W→1				2,4
0000 0000			No Operation	NOP		w → 1			None	1,4
0011 01df			Rotate left f	RLF	f. d	· f(n) . d(n+1), C → d(0)	117) 6	None	
0011 00df	ffff	30f	Rotate right f	RRF	1, d					2,4
0000 10df			Subtract W from f				$n-1$), $C \rightarrow d(7)$			2,4
0011 10df	No. of Concession,		Swap halves f	SUBWF	f, d f, d		$[I + \overline{W} + 1 \rightarrow$	d)	C,DC,Z	1,2,4
				SWAPE		f(0-3) ↔ 1	1/4-7\ d		None	2.4
		Control of the last of the las								
		Control of the last of the las	Exclusive OR W and f	XORWF	f, d	W ⊕ f →			Z	2,4
0001 10df		Control of the last of the las					d		Z	2,4
0001 10df	ffff	18f		XORWF			(11-8)	(7-5)	Z (4 - 0	2,4
BIT- OR	ENTE	18f	Exclusive OR W and f	XORWF			d	(7-5) b(BIT	Z (4 - 0	2,4
BIT- OR	ENTE	18f	EXClusive OR W and f	XORWF	1, d	₩⊕ f →	(11-8)	b(BIT	Z (4 - 0	2,4
BIT- ORI	ENTE	D FIL	EXClusive OR W and f	XORWF	I, d	W⊕ f →	(11-8) OPCODE	b(BIT	Z (4 - 0 f) f(FILE	2,4) #) Notes
BIT- ORI	ENTE	D FIL	E REGISTER OPERA Name M	XORWF ATIONS nemonic, 0	f, d	W ⊕ f → Is 0 → f(b)	(11-8) OPCODE	b(BIT	Z (4 - 0 f) f(FILE	2,4) #) Notes
BIT- ORI	ENTE inary	D FIL (Hex) 4bf 5bf	E REGISTER OPERA Name M Bit Clear f Bit Set f	XORWF ATIONS nemonic, 0 BCF BSF	f, d Operand f, b f, b	$\begin{array}{c} W \oplus f \rightarrow \\ \hline \\ 1s \\ \hline \\ 0 \rightarrow f(b) \\ 1 \rightarrow f(b) \end{array}$	(11-8) OPCODE Operation	b(BIT a	Z (4 - 0 f) f(FILE tlus Affected None None	2,4) #) Notes
BIT- ORI	ENTE inary	D FIL Hex) 4bf 5bf 6bf	E REGISTER OPERA Name M Bit Clear f Bit Set f Bit Test f, Skip if Clear	XORWF ATIONS nemonic, 0 BCF BSF BTFSC	f, d Operand f, b f, b f, b	W \oplus f \rightarrow Is $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b)	(11-8) OPCODE Operation in file (f): Skip	Sta	(4 - 0 f) f(FILE None None None	2,4) #) Notes
0001 10df	ENTE inary	D FIL (Hex) 4bf 5bf	E REGISTER OPERA Name M Bit Clear f Bit Set f	XORWF ATIONS nemonic, 0 BCF BSF	f, d Operand f, b f, b	W \oplus f \rightarrow Is $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b)	(11-8) OPCODE Operation	Sta	Z (4 - 0 f) f(FILE tlus Affected None None	2,4) #) Notes
BIT- ORI	ENTE Inary Itte Itte Itte Itte Itte Itte Itte Itt	D FIL (Hex) 4bf 5bf 6bf 7bf	EREGISTER OPERA Name M Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set	XORWF ATIONS nemonic, 0 BCF BSF BTFSC	f, d Operand f, b f, b f, b	W \oplus f \rightarrow Is $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b)	(11-8) OPCODE Operation in file (f): Skip	Sta	(4 - 0 f) f(FILE None None None	2,4) #) Notes
BIT- ORI	ENTE Inary Itte Itte Itte Itte Itte Itte Itte Itt	D FIL (Hex) 4bf 5bf 6bf 7bf	E REGISTER OPERA Name M Bit Clear f Bit Set f Bit Test f, Skip if Clear	XORWF ATIONS nemonic, 0 BCF BSF BTFSC	f, d Operand f, b f, b f, b	W \oplus f \rightarrow Is $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b)	(11-8) OPCODE Operation in file (f): Skip	Sta Sta of clear of set	Z (4 - 0 f) f(FILE tus Affected None None None None	2,4) #) Notes 2,4 2,4
BIT- ORI	ENTE Inary Iffe Iffe Iffe Iffe Iffe Iffe Iffe Iff	D FIL (Hex) 4bf 5bf 6bf 7bf	EREGISTER OPERA Name M Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set FROL OPERATIONS	XORWF ATIONS DEMONIC, O BCF BSF BTFSC BTFSS	f, b f, b f, b f, b	W ⊕ f → is 0 → f(b) 1 → f(b) Test bit (b) Test bit (b)	(11-8) OPCODE Operation in tile (f): Skip in file (f): Skip (11-8) OPCOD	Sta Sta if clear if set	(4 - 0 (4 - 0 f(FILE tlus Affected None None None (7 - 0) k (LITERAL	2,4) #) Notes 2,4 2,4
BIT- ORI BIT- ORI Instruction-B D100 bbbf D110 bbbf D111 bbbf LITERAL INSTRUCTION-B	ENTE inary ffff ffff ffff ffff ffff	D FIL (Hex) 4bf 5bf 6bf 7bf CONT	EREGISTER OPERA Name M Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set FROL OPERATIONS Name M	XORWF ATIONS nemonic, 0 BCF BSF BTFSC BTFSS	f, b f, b f, b f, b	W ⊕ f → is 0 → f(b) 1 → f(b) Test bit (b) Test bit (b)	(11-8) OPCODE Operation in file (f): Skip (11-8)	Sta Sta if clear if set	(4 - 0 (4 - 0) f(FILE tus Affected None None None None (7 - 0)	2,4) #) Notes 2,4 2,4
BIT- ORI Instruction-B 1100 bbbf 1111 bbbf LITERAL Instruction-B	ENTE inary ffff ffff ffff ffff AND inary kkkk	D FILE (Hex) 4bf 5bf 6bf 7bf CONT	EREGISTER OPERA Name Mi Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set FROL OPERATIONS Name M AND Literal and W	XORWF ATIONS DEMONIC, O BCF BSF BTFSC BTFSS	f, b f, b f, b f, b	W ⊕ f → is 0 → f(b) 1 → f(b) Test bit (b) Test bit (b)	OPCODE Operation Oin file (f): Skip (11-8) OPCOD Operation Operation	Sta Sta if clear if set	(4 - 0 (4 - 0 f(FILE tlus Affected None None None (7 - 0) k (LITERAL	2,4) #) Notes 2,4 2,4
BIT- ORI Instruction-B 1100 bbbf 1110 bbbf 1111 bbbf LITERAL 1110 kkkk 1001 kkkk	ENTE inary ffff ffff ffff ffff AND inary kkkk	D FILE (Hex) 4bf 5bf 6bf 7bf CONTHEX)	EXClusive OR W and f E REGISTER OPERA Name M Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set FROL OPERATIONS Name M AND Literal and W Call subroutine	XORWF ATIONS nemonic, 0 BCF BSF BTFSC BTFSS	f, d Operand f, b f, b f, b f, b	$W \oplus f \rightarrow g$ $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) \overline{f}	OPCODE Operation Oin file (f): Skip (11-8) OPCOD Operation Operation	Sta Sta if clear if set	Z (4 - 0 f(FILE tus Affected None None None (7 - 0) k (LITERAL tus Affected	2,4) #) Notes 2,4 2,4
BIT- ORI Instruction-B D100 bbbf D101 bbbf D111 bbbf D111 bbbf LITERAL INSTRUCTION-B	ENTE inary ffff ffff ffff . AND inary (kkkk kkkk 0100	18f D FIL Hex) 4bf 5bf 6bf 7bf CONT Ekk 9kk 004	EREGISTER OPERA Name Mi Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set FROL OPERATIONS Name M AND Literal and W	XORWF ATIONS nemonic, 0 BCF BSF BTFSC BTFSS nemonic, 0	f, b f, b f, b f, b f, b	$W \oplus f \rightarrow$ Is $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b) $f(b)$ $f(b)$ $f(b)$ $f(b)$	(11-8) OPCODE Operation in tile (f): Skip (11-8) OPCOD Operation V Stack, k → PC	Sta Sta if clear if set Sta	Z (4 - 0 f(FILE tlus Affected None None None (7 - 0) k (LITERAL tlus Affected Z None	2,4)) Notes 2,4 2,4
BIT- ORI Instruction-B 1100 bbbf 1111 bbbf LITERAL Instruction-B	ENTE inary ffff ffff ffff . AND inary (kkkk kkkk 0100	18f D FIL Hex) 4bf 5bf 6bf 7bf CONT Ekk 9kk 004	EXClusive OR W and f E REGISTER OPERA Name M Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set FROL OPERATIONS Name M AND Literal and W Call subroutine	XORWF ATIONS nemonic, 0 BCF BSF BTFSC BTFSS nemonic, 0 ANDLW CALL CLRWDT	f, b f, b f, b f, b f, b	$W \oplus f \rightarrow$ Is $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b) $f(b)$ $f(b)$ $f(b)$ $f(b)$	(11-8) OPCODE Operation in tile (f): Skip in tile (f): Skip (11-8) OPCOD Operation V Stack, k → PC (and prescaler,	Sta Sta if clear if set Sta	Z (4 - 0 f(FILE tlus Affected None None None (7 - 0) k (LITERAL tlus Affected Z None	2,4) Notes 2,4 2,4 .) Notes
BIT- ORI BIT- ORI DIOD bbb6 DIOD b	ENTE inary ffff ffff AND kkkk kkkk 0100 kkkk	D FIL 4bf 6bf 7bf CONT Hex) Ekk 9kk 004 Akk	EXClusive OR W and f E REGISTER OPERA Name M Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set FROL OPERATIONS Name M AND Literal and W Call subroutine Clear Watchdog timer	XORWF ATIONS nemonic, 0 BCF BSF BTFSC BTFSS nemonic, 0 ANDLW CALL CLRWDT	f, b	$W \oplus f \rightarrow S$ $O \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) $S = S \rightarrow S$ $S = S$	(11-8) OPCODE Operation Operation Operation Operation Operation V Stack, k → PC (and prescaler, bits)	Sta Sta if clear if set Sta	Z (4 - 0 f) f(FILE tus Affected None None None (7 - 0) k (LITERAL tus Affected Z None d) TO, PD None	2,4)) Notes 2,4 2,4
BIT- ORI BIT- ORI DITO bbbf DITO b	ENTE ffff ffff ffff AND kkkk kkkk kkkk kkkk	D FIL 4bf 5bf 6bf 7bf CONT Hex) Ekk 9kk 004 Akk Dkk	EREGISTER OPERA Name M Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set FROL OPERATIONS Name M AND Literal and W Call subroutine Clear Watchdog timer Go To address (k is 9 bit)	XORWF ATIONS nemonic, 0 BCF BSF BTFSC BTFSS nemonic, 0 ANDLW CALL CLRWDT GOTO	f, d f, b f, b f, b f, b k k k	$W \oplus f \rightarrow$ 1s $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b) $k \& W \rightarrow V$ $0 \rightarrow WDT$ $k \rightarrow PC (S)$	(11-8) OPCODE Operation Operation Operation Operation Operation V Stack, k → PC (and prescaler, bits)	Sta Sta if clear if set Sta	Z (4 - 0 f) f(FILE tus Affected None None None (7 - 0) k (LITERAL tus Affected Z None d) TO, PD None Z	2,4)) Notes 2,4 2,4
BIT- ORI BIT- ORI nstruction-B 1100 bbbf 1101 bbbf 1111 bbbf LITERAL 1110 kkkk 1001 kkkk 1001 kkkk 1101 kkkk	ENTE inary ffff ffff ffff ffff tfff kkkk kkkk kk	18f D FIL Hex) 4bf 5bf 6bf 7bf CONT Hex) Elek 9kk 004 0kk Ckk	EXClusive OR W and f E REGISTER OPERA Name M Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set FROL OPERATIONS Name M AND Literal and W Call subroutine Clear Watchdog timer Go To address (k is 9 bit) Incl. OR Literal and W	XORWF ATIONS nemonic, 0 BCF BSF BTFSC BTFSS ANDLW CALL CLRWDT GOTO IORLW	f, d f, b f, b f, b f, b k k k	$W \oplus f \rightarrow W \oplus f \oplus$	(11-8) OPCODE Operation in file (f): Skip (11-8) OPCOD Operation V Stack, k → PC (and prescaler, b) bits)	Sta Sta if clear if set Sta	(4 - 0 f) f(FILE tus Affected None None None (7 - 0) k (LITERAL tus Affected Z None TO, PD None Z None	2,4)) Notes 2,4 2,4
BIT- ORI BIT- ORI DIO bbbf D	ENTE ENTE inary ffff ffff ffff ffff kkkk kkkk kkkk k	18f D FIL Hex) 4bf 5bf 6bf 7bf CONT Hex) Ekk 9kk 004 Akk Dkk Ckk 002	EREGISTER OPERA Name M Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set FROL OPERATIONS Name M AND Literal and W Call subroutine Clear Watchdog timer Go To address (k is 9 bit) Incl. OR Literal and W Move Literal to W	XORWF ATIONS DECF BSF BTFSC BTFSS ANDLW CALL CLRWDT GOTO IORLW MOVLW OPTION	f, d f, b f, b f, b f, b t, b k k k k k k	$W \oplus f \rightarrow S$ $O \rightarrow f(b)$ $1 \rightarrow f(b)$ $T \rightarrow S \rightarrow $	(11-8) OPCODE Operation in tile (f): Skip in tile (f): Skip OPCOD Operation V Stack, k → PC (and prescaler, bits) V ON register	Sta Sta if clear if set Sta	(4 - 0 f(FILE tlus Affected None None None (7 - 0) k (LITERAL tlus Affected Z None d) TO, PD None Z None None None	2,4) #) Note: 2,4 2,4 Note:
BIT- ORI BIT- ORI DITO bbb6 DITO b	ENTE inary ffff ffff ffff ffff ffff kkkk kkkk 0100 kkkk kkkk	18f D FIL Hex) 4bf 5bf 6bf 7bf CONT Hex) Ekk 9kk 004 Akk Dkk Ckk 002	EREGISTER OPERA Name M. Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set FROL OPERATIONS Name M AND Literal and W Call subroutine Clear Watchdog timer Go To address (k is 9 bit) Incl. OR Literal and W Move Literal to W Load OPTION register Return, place Literal in W	XORWF ATIONS DECF DESF BIFSC BIFSS DEFENS ANDLW CALL CLRWDT GOTO IORLW MOVLW MOVLW OPTION RETLW	f, d f, b f, b f, b f, b f, b k k k k k k	$W \oplus f \rightarrow S$ $O \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b) $K \& W \rightarrow V$ $V \rightarrow V \rightarrow V$ $V \rightarrow V \rightarrow V \rightarrow V$ $V \rightarrow V \rightarrow V \rightarrow V \rightarrow V$ $V \rightarrow V \rightarrow V \rightarrow V \rightarrow V \rightarrow V \rightarrow V \rightarrow V$ $V \rightarrow V \rightarrow$	OPCODE Operation Opcode Operation Operation Opcode (11-8) OPCOD Operation V Stack, k → PC (and prescaler, bits) V ON register ack → PC	Sta Sta if clear if set Sta	(4 - 0 (4 - 0 (4 - 0) (4 - 0) (7 - 0) (7 - 0) (1 - 0) (1 - 0) (2 - 0) (3 - 0) (4 - 0 (7 - 0) (7 - 0) (9 - 0) (1 - 0) (1 - 0) (1 - 0) (1 - 0) (1 - 0) (2 - 0) (3 - 0) (4 - 0) (6 - 0) (7 - 0) (7 - 0) (8 - 0) (9 - 0) (2,4) #) Note: 2,4 2,4 Note:
BIT- ORI BIT- ORI BIT- ORI DIGO bbbf DIGO bb	ENTE ENTE ffff ffff ffff AND kkkk kkkk kkkk kkkk kkkk kollo 0100	18f D FIL 4bf 5bf 6bf 7bf CONT Hex) Elsk 9kk 002 Akc Dkk Ckk 002 Reserved 003	EXClusive OR W and f E REGISTER OPERA Name M Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set FROL OPERATIONS Name M AND Literal and W Call subroutine Clear Watchdog timer Go To address (k is 9 bit) Incl. OR Literal and W Move Literal to W Load OPTION register	XORWF ATIONS DECF BSF BTFSC BTFSS ANDLW CALL CLRWDT GOTO IORLW MOVLW OPTION	f, b f, b f, b f, b f, b f, c	W ⊕ f → S	(11-8) OPCODE Operation in tile (f): Skip in tile (f): Skip OPCOD Operation V Stack, k → PC (and prescaler, bits) V ON register	Sta Sta if clear if set Sta if assigne	(4 - 0 f(FILE tlus Affected None None None (7 - 0) k (LITERAL tlus Affected Z None d) TO, PD None Z None None None	2,4) #) Note: 2,4 2,4 Note:

used instead of the classic Von Neumann, or single-bus, implementation. The devices have separate bus and memory space allocated for instructions and data. All program-controlled objects—such as I/O ports, memory locations and timers—are physically implemented as hardware registers. For instance, most microcontrollers require different instructions

for writing to an I/O port directly and for writing to an internal register. (The 8749H, for example, uses out. to write to an I/O port while MOV is used to access internal registers.) With PIC devices, however, the instruction is the same; only the register destination is changed. The MOVWF instruction is used to write to either an I/O port or a general-purpose register. The

mnemonics can reduce a novice PIC programmer's learning curve dramatically.

The shorter the instruction cycle time and the fewer instruction cycles per instruction, the faster your code will execute. To clear (set to hex 00) I/O port 1 on the 8749H requires the OUTL PLA instruction which consumes a total of 2 instruction cycles. An additional cycle is required for the CLR A instruction that should be executed prior to the OUTL instruction unless the 8749H's accumulator contains hex 00. The PIC part performs the same function against register 6 (register 6 is the 8-bit B I/O port on the PIC) with a simple CLRF 6 which it executes in a single instruction cycle. Also consider that the 8749H's maximum clock rate is 11 MHz (for a 1.36microsecond instruction cycle) versus 20 MHz for the PIC (for a 200-nanosecond instruction cycle). PIC devices with 25-MHz clock rates should be available in early 1994.

The PIC16C5X data memory (RAM) bus is 8 bits wide while the program memory (EPROM) bus is 12 bits wide. The Harvard dual-bus configuration allows the PIC to perform high-speed bit, byte, and register operations. Harvard architecture also inherently allows the overlapping of instruction execution cycles, or pipelining. Pipelining is the simultaneous execution of the current instruction as the next instruction is being read from program memory. Traditional Von Neumann architecture requires that information be fetched over a single shared,

or multiplexed, bus.

Figure 1 is a block diagram of the dual-bus PIC16C5X. The internal logical and physical components that make up the PIC16C5X family are similar to those of any other microcontroller you might encounter. However, the way these common components are interconnected via the dual-bus Harvard architecture is the key to the reduced instruction set and the high execution speed of the PIC16C5X family.




FIG. 1—DUAL-BUS PIC16C5X BLOCK DIAGRAM. The dual-bus Harvard architecture allows reduced compiled code count and high execution speed.

Register file concept

All PIC program objects are implemented as physical registers within the PIC IC. To understand how the PIC hardware works, you should understand the PIC register-file concept. Refer to Fig. 2 as the registers common to all PIC16C5X devices are described.

The Operational Register File provides a means for indirect data addressing, a real-time clock/counter, a program counter, a status word register, a file-select register, and also includes the I/O registers.

Indirect Data Addressing Register (f00)—This register is not physically implemented. It uses the contents of the File Select Register (FSR), or f04, to indirectly address any one of the 32 available file registers for use as a data register or pointer register depending upon the intent of the instruction that called f00.

Real Time Clock/Counter (f01)—The Real Time Clock/Counter, or RTCC, can be read and written to just like any other register. The RTCC can also be incremented by an external signal applied to the RTCC pin or by the internal instruction clock. Applications that would involve the RTCC are

event counting and time measurement. The RTCC can also be prescaled using the PIC's internal programmable prescaler. Program Counter (f02)-The Program Counter, or PC, generates addresses for EPROM cells containing the 12-bit user-written program instruction words. The PC is 9 to 11 bits wide depending upon the type of PIC. The 10th and 11th bits of the PC come into play when using the paging capabilities of the EPROM-rich PIC16C56 and PIC16C57 devices, thus allowing for PIC programs up to 2048 words long. A 2-word stack area is provided for call and return operations

Status Word Register (f03)—The Arithmetic Logic Unit (ALU) status, reset status, and page-preselect bits for the larger program memories of the PIC16C56/57 are contained within f03. It is comparable to the PSW (Program Status Word) found in most other microprocessors. Power-down and Time-out bits used by the Watchdog Timer (WDT) and sleep instructions are also held within f03.

File Select Register (f04)—As previously noted, the File Select Register (FSR or f04) is used in conjunction with f00 to indi-

rectly select 1 of 32 available file registers. Because only bits 0–4 are needed to select the general-purpose register file (addressed 00 through 1F hexadecimal), bits 5–7 of the FSR are read-only and are always set to binary 111. If no indirect calls are used in the program, the FSR can serve as a 5-bit wide general-purpose register.


I/O Registers (f05–f07)—Ports A, B, and C (f05, f06, and f07 respectively) comprise the I/O registers for the PIC16C55 and PIC16C57 processors. Port C (f07) is a general-purpose register on the PIC16C54 and

PIC16C56 as there are not enough pins on these devices to accommodate another physical I/O port. Port A is a 4-bit I/O register with bits 4-7 defined as binary 0000. Ports B and C are full 8-bit implementations. These I/O registers can be read and written to just like any other registers in the register file and are capable of having related I/O pins placed in highimpedance states for isolation or read operations. Any I/O pin can be independently programmed for input, output, or bi-directional operation.

General Purpose Registers (f08–f1F)—This second set of registers is addressed 08–1F hexadecimal for the PIC16C54, PIC16C55 and PIC16C56. Take another look at Fig. 2 and you will see that the PIC16C57 extends the General Purpose Register presence to f7F (addressed 7F hexadecimal) via bank switching. These registers are most commonly programmed to act as internal user RAM.

Special Purpose Registers-The PIC16C5X register file also includes Special Purpose Registers. One is the W, or Working Register, which is essentially an accumulator. W is used heavily for internal data-transfer operations. Three other write-only I/ O-control Special Purpose Registers, TRISA, TRISB, and TRI-SC, determine if the bits in the corresponding Port registers (Ports A, B, and C), and thus their respective I/O pins, are input or output. A binary 1 corresponds to high-impedance or input mode, while a binary 0 allows output of that bit position to the related I/O pin. For example, if W is loaded with binary 00001111 and TRISB is executed, Port B, or f06, would hold bits 0-3 at a high-impedance, or input state, and it will output the contents of register f06 bits 4-7 to the I/O pins.

The last of the Special Purpose Registers is the Option Register. The Option Register defines prescaler assignment to the RTCC or Watch Dog Timer (WDT). The prescaler is shared by RTCC and WDT and this assignment is mutually exclusive; only one resource can be pre-






FIG. 3—THE PIC17C42'S UNIQUE I/O CAPABILITY allows the programmer to be implemented with relatively few components.

scaled at a time. Other bits within the register determine which signal edge RTCC will clock on, and if the RTCC input signal is internally or externally generated.

Watchdog Timer (WDT)-The watchdog timer must be reset under software control or it will time out and generate a processor reset. If a program is operating normally, the built-in commands to reset the watchdog timer are executed within specified time limits eliminating a processor reset. On the other hand, if the microprocessor leaps beyond the existing program or begins to loop within the program, the watchdog timer reset commands will likely not be executed in a timely manner, and a watchdog timeout will occur. A full-blown processor reset would be issued to clear the error condition.

The PIC16C5X watchdog timer does not require any external components; it operates on its own internal RC oscillator. The PIC16C5X WDT operates even if the main processor clock is not operational. The typical WDT time-out period is 18 milliseconds. The prescaler can be assigned to the WDT and extend the time-out period to over 2 seconds.

Another function of the WDT is to aid wakeup operations during the PIC16C5X sleep mode. The sleep mode can also be exited at a WDT timeout or on the occurrence of an external input.

PIC16C5X oscillator options

Four oscillator options can be used with the PIC16C5X series

of microcontrollers: a crystal oscillator (XT), a high-speed crystal oscillator (HS), a low-power crystal oscillator (LP), and an RC-network oscillator (RC). One-time programmable (OTP) devices can be purchased with any one of those oscillator configurations pre-programmed. EPROM devices can be programmed to use any of the four oscillator configurations. The XT, HS, and LP devices need a ceramic resonator, crystal, or buffered external clock source to establish oscillation, while the RC configuration requires only a resistor and capacitor. Naturally, the ceramic-resonator and crystal-oscillator configurations are more accurate time-keeping devices, but if high timing accuracy is not required, the RC oscillator approach can be used to cut costs and complexity.

Reset circuitry

The PIC16C5X devices use an internal Power-On Reset (POR) circuit in conjunction with the Oscillator Start-Up Timer, OST, to alleviate the need for the traditional reset capacitor and resistor in most situations. To use the POR circuitry you need only tie the MEMORY-CLEAR pin (MCLR) to +5 volts. If the power ramps up slowly or you have a very slow clock speed, the typical RC reset circuit can be used.

The PIC17C42

The intelligence for the PIC16C5X microcontroller programmer is provided by a 40-pin, 16-bit, Harvard-Architecture PIC17C42. The programmer code is housed within the PIC17C42's 2K×16 on-chip EPROM. The PIC17C42 contains 256 bytes of RAM and can address a total of 64K×16 of program memory. The on-chip 2K×16 is sufficient for the PIC programmer.

Just like the PIC16C5X, the PIC17C42 uses instruction pipelining, dual-bus architecture, a watchdog timer, a register file system, and a sleep mode, the functions of which are similar but more robust on the PIC17C42. In addition, the PIC17C42 contains an on-board USART (universal synchronous/asynchronous receiver/transmitter), five multipurpose I/O ports, and two 8-bit

timer/counters.

PIC16C5X programmer

The PIC17C42 is very versatile in that the I/O pins can, under program control, assume many identities. It is the PIC17C42's unique I/O capability that allows the PIC16C5X microcontroller programmer to be implemented with only 3 ICs (in addition to the regulators) and a handful of common components (see Fig. 3). Rather than attempt to cover all of the PIC17C42 I/O configurations, we will describe in detail the I/O functions that pertain to the operation of the PIC16C5X microcontroller programmer. Reference the schematic diagram as we "PIC" apart the programmer's inner workings.

PARTS LIST

All resistors are 1/4-watt, 5%, unless otherwise noted

R1, R3—237 ohms, 1% R2—2320 ohms, 1% R4—866 ohms, 1% R5—3090 ohms, 1%

R6-R8-10,000 ohms R9-430 ohms

Capacitors

C1–C5, C7, C10–C12–0.1 μ F, 25 volts, monolithic

C6—330 µF, 35 volts, electrolytic C8, C9—27 pF, 5 volts, NPO

Semiconductors
IC1—MAX233 RS-232 transceiver
IC2—Pre-programmed PIC17C42
microcontroller

IC3—CD4053B CMOS multiplexer IC4, IC5—LM317LZ adjustable

voltage regulator IC6—7805 5-volt regulator

D1-D4—1N4002 diode Q1, Q2—PN2222A NPN transistor

Other components

ZIF1—18-pin zero-insertion-force socket for PIC16C54/56 target microcontroller

ZIF2—28-pin zero-insertion-force socket for PIC16C55/57 target microcontroller

XTAL1-10 MHz crystal

T1—18 VAC transformer, 500 mA J1—PC-mount female DB-25 connector

Miscellaneous: PC board, IC sockets, 25-conductor ribbon cable, solder.

Note: The following items are available from E D Technical Publications, P.O. Box 541222, Merritt Island, FL 32954, Phone/Fax 24 hours 407-454-9905:

 Complete PIC16C5X kit including PC board, transformer, female DB-25 connector, and all electronic parts (no ZIF sockets or cables)—\$69.95

PC board only—\$30

• Programmed PIC17C42— \$30

 Software on diskette—\$10
 Please add \$7.50 shipping for the full kit and \$3.00 shipping for parts and software. Check, money order, or COD only.

The PIC16C5X microcontrollers require a regulated programming supply voltage $(V_{\rm PP})$ of +13 volts DC and a variable power source $(V_{\rm CC})$ that can be switched between +4.5 and +5.5 volts DC under program control. $V_{\rm CC}$ is varied during the verification process.

All DC voltages for the PIC programmer are derived from the output of 18-volt AC transformer T1, which feeds the fullwave bridge rectifier arrangement comprised of diodes D1-D4 and capacitor C6. The unregulated DC from the output of the bridge is fed simultaneously to three voltage regulators (IC4, IC5, and IC6). Bypass capacitors C7 and C11 are placed at the inputs of the LM317LZ adjustable voltage regulators (IC4 and IC5) to ensure stability and to reduce transient noise. Capacitor C10 does the same on the output of

The output voltage of IC4 is determined by the formula $V_{OUT} = 1.25V (1 + R2/R1) +$ R2(150μA). This regulator supplies +13.5 volts DC to inputs YIA, YIB, YOC, and YIC of IC3, a CD4053B triple 2-channel analog multiplexer/demultiplexer. Inputs yoc and yic along with associated output zc are not used and are tied to Vpp to prevent any possible interference with the other input and outputs. Inputs you and you of IC3 are grounded. That allows either +13.5 volts DC or 0 volts DC to be routed to IC3's output pins za and zB. Note that the A and B input and output channels of IC3 are wired in parallel. That is done to provide a 50- to 100-ohm source impedance for the target PIC's MCLR inputs. Any impedance outside those limits may allow the target PIC to latchup during programming. Capacitor C12 acts as a filter to suppress any Vpp transient voltages.

The voltage V_{PP} (+13.50 volts DC) is also directed to the IC3's select inputs, sa and sB, through resistor R7, with input sc tied to ground. Transistor Q2, with resistors R7 and R8. comprise a means of selecting either of IC3's Vpp voltage input pairs, YOA/YOB OF YIA/YIB, to be routed to the paralleled output pair, zazb. Vpp selection is performed under program control. The logic state of pin 28 of IC2 (RE2) determines if Q2 is on or off. Transistor Q2 provides a path to ground for inputs sa and sB when it is turned on, and

blocks the path to ground, letting Vpp be applied to those inputs through R7 when it is turned off. With Q2 turned off, inputs sa and sB of IC3 are logic Is and sc is a logic 0 (pin 9 of IC3 is permanently grounded), so the ZA/ZB outputs are at +13.5 volts DC. With Q2 turned on, all three inputs (sa. sb, and sc) are logic 0, and the ZA/ZB outputs are at 0 volts DC. The selected V_{PP} voltage at the output pair of IC3 is then applied directly to the MCLR pins of the target PICs, zero-insertion-force sockets ZIF1 and ZIF2.

The PIC16C5X programmer must include circuitry to provide +4.5- to +5.5-volts DC to the target PIC sockets to verify PIC programming margins. In other words, the PIC programmer must be able to correctly read a freshly programmed PIC at minimum and maximum rated V_{CC} voltages to ensure that the PIC will perform its duty over its entire specified voltage range. An LM317 (IC5) generates these voltages. However, the circuit must not only be able to switch the target PIC socket's V_{CC} between +4.5- and +5.5-volts DC, it must also provide a means to supply and remove the switched \hat{V}_{CC} power to the target PIC socket. To do this, the versatility of the PIC17C42's I/O subsystem is put to work. A controlled V_{CC} network for the target PICs is implemented using only three components and minimal program overhead.

Pins 23 and 24 of IC2 (RA3 and RA2, respectively), are I/O pins with Schmitt trigger inputs and open-drain outputs. The associated source for these pins is internally grounded within the PIC17C42. By simply adding a pullup resistor, RA3 and RA2 can be used to switch between ground and voltages up to +12 volts DC.

With IC5 in a standard configuration, the value of R4 is normally used to determine the output voltage. By changing R4's value, IC5's output voltage changes proportionately. That is accomplished by switching R5 in parallel with R4 using the open-drain capability of RA2.

The combined resistance of R4 and R5 in parallel is less than the lower value of the two resistors (676 ohms in this case). The closer pin 1 of IC5 (the adjust pin) is taken to ground, the less its output voltage will be. So, by simply writing a 1 or 0 to I/O pin 24, we can switch between +4.5- and +5.5-volts DC.

Grounding the adjust pin of IC5 would result in an output voltage of +1.25 volts, which would not completely turn off V_{CC} to the target PIC sockets. A negative voltage must be applied to the LM317's adjust pin to bring the output voltage to 0 volts DC. To avoid adding a negative supply voltage, the PIC programmer uses a simple transistor switch controlled by open-drain I/O pin 23 (RA3). To compensate for the voltage drop across the transistor, the output voltages of IC5 are set for +4.9- and +5.9-volts DC. When RA3 is at logic 0, the base of Q1 is grounded and V_{CC} does not flow across Q1's junctions. When RA3 is a logic 1, resistor R6 pulls the base of Q1 up to Vcc, turning Q1 on, allowing Vcc (+4.5 or +5.5 volts) to reach target sockets ZIF1 and ZIF2.

Naturally, IC1 and IC2 need +5 volts DC to operate. That voltage is supplied by IC6, a 7805 +5-volt regulator.

The PIC16C5X programmer hardware communicates at 9600 bits per second (BPS) with the PICPROG terminal program. The 9600 BPS connection is provided by the PIC17C42 internal USART with the aid of the MAX233 RS-232 transmitter/receiver, IC1. The PICPROG program is interactive and provides a pathway for data and commands to be passed to and from the PIC programmer hardware. Once valid commands are recognized by the PIC17C42 controller, firmware residing within the PIC17C42 takes over and performs the requested operation. The user is informed throughout the operation as to the amount of success or failure that has occurred during the requested operation.

Blank checks are performed

with target PIC's $V_{\rm CC}$ at +4.5-volts DC. All program and verify operations take place with $V_{\rm CC}$ at +5.5-volts DC. This guarantees that the target PIC will operate reliably over its entire voltage and temperature range.

The PIC16C5X uses an internal Program Counter (PC), eliminating the need to supply address information to the target. The programming/verify mode is entered by raising the MCLR pin from ground to V_{PP} while holding the RTCC pin at TTL high and the osci pin at TTL low.

After program/verify mode is invoked, the PIC16C5X internal PC is set at FFF hexadecimal. The configuration EPROM is located at this address and is the first word to be programmed. All data transfers occur on Ports A and B of the target PIC and Ports C and D of the PIC17C42. The configuration fuses, actually bit positions, consist of two fuses, or bits, that determine the PIC oscillator type, a watchdog enable fuse to enable or disable the watchdog timer, and the code protection fuse. The PICPROG program lets you enter your desired configuration fuse setup, or if you have copied a previously programmed PIC, the PICPROG program provides a means to pass those fuse settings to the new PIC automatically. PICPROG also lets you save the copied configuration fuse map to a file for future use. (Remember, you cannot read a code-protected PIC.) The configuration fuse is programmed by pulsing the RTCC pin TTL low for 10 milliseconds using a 100-microsecond pulse train. All other locations are programmed by pulsing the RTCC pin low for 100 microseconds.

Program verification is achieved by again pulsing RTCC low for 100 microseconds while holding osci low. The falling edge of osci is used to increment the PC. By not raising osci to a TTL-high level, the PC is not incremented. This operation places the freshly programmed data out on the PIC port pins to be read and verified by the PIC17C42 firmware. The

Continued on page 55

FAX DIRECTORY LISTING

.WY DILIFOLD	II LISTING
COMPANY	FAX NUMBER
Alfa Electronics, Inc.	(609) 275-9536
All Electronics Corporation	(818) 781-2653
A.M.C. Sales, Inc.	(303) 494-4924
B.G. Micro	(214) 271-2462
Caig Laboratories, Inc.	(619) 451-2799
Chemtronics, Inc.	(404) 717-2111
Communications	(10.)
Specialists, Inc.	U.S (800) 424-3420
Calc color las	Int'l – (714) 974-3420
C&S Sales, Inc.	(708) 520-0085
Danbar Sales Company Electronic Rainbow, Inc.	(909) 592-2940
Fair Radio Sales Co., Inc.	(317) 291-7269
Fusion Electronics, Inc.	(419) 227-1313
Gateway Products Corp.	(516) 599-6495
	(305) 974-6818
Gateway Electronics Global Specialties	(314) 427-3147
Goldstar Precision Co. Ltd.	(203) 468-0060
Hameg Instruments	(310) 921-6227
	(619) 630-6507
Interactive Image Technologies Jameco Electronic Components	Ltd. (416) 368-5799
& Computer Products	(800) 237-6948
Mark V Electronics, Inc.	(213) 888-6868
MCM Electronics	(513) 434-6959
Mondo-Tronics, Inc.	(415) 455-9333
Moody Tools, Inc.	(401) 885-4565
Mouser Electronics	(817) 483-0931
MWK Industries	(909) 278-4887
Northeast Electronics	(508) 695-9694
Number One Systems Ltd.	011 44 480 494042
PC Boards	(205) 933-2954
People's College of	
Independent Studies	(407) 847-8793
Print Products International	(800) 545-0058
Howard W. Sams & Company	(317) 298-5604
Sencore, Inc.	(605) 339-0317
Sibex, Inc.	(813) 726-4434
Startek International, Inc.	(305) 537-5577
Suncoast Technologies	(904) 596-7599
The Engineers Collaborative, Inc. (TECI)	
Toroid Corp. of Maryland	(802) 525-3451 (410) 860-0302
Wavetek Corp.	(410) 000-0302
(formerly Beckman Industrial)	(619) 565-9558
	Soo nago 27

See page 27

for FAX response order form


"YOUR FREE CATALOG KNOCKED MY SOCKS OFF"

We get that sort of comment all the time. People are impressed that our free Consumer Information Catalog lists so many free and low-cost government booklets. There are more than 200 in all, containing a wealth of valuable information.

They tell you how to make money, how to save money and how to invest it wisely. They tell you about federal benefits, housing and learning activities for children. They fill you in on nutrition, jobs, health and much, much more.

Our free Catalog will very likely impress you, too. But first you have to get it. Just send your name and address to:

Consumer Information Center Department KO Pueblo, Colorado 81009



A public service of this publication and the Consumer Information Center of the U. S. General Services Administration program/verify operation involving pulsing the RTCC pin is performed up to 25 times per location. When verification is successful, a 3× overprogramming pulse train is applied to assure the location is programmed solidly. A final verify is performed by keeping the RTCC pin at TTL high and raising the OSC1 pin to TTL high. Again, the newly programmed contents at this memory location are presented to the port pins to be verified by the PIC17C42. the memory location fails to verify properly, the PICPROG program is notified and the program operation is halted. Otherwise, the falling edge of OSC1 increments the target PIC's internal PC.

Once the configuration bits have been programmed and verified, the target PIC PC now contains 000 hexadecimal, which is the beginning of PIC program memory. The program/verify op-eration is performed for the rest of the memory locations and a final read/verify is performed to assure everything went OK.

In summary, there are 3 basic steps to programming a PIC:

Write and assemble your

source code. Blank-check the device you

wish to program.

Program and verify your de-

vice. Rather than to explore the in-depth details of the firmware here, use the programming method flow chart to follow along in the supplied PIC17C42 source code for a detailed explanation of just how the bits and bytes get transferred and programmed.

Next month Next month we'll finish up this project. We'll start by building the programmer, and because the programmer itself requires a pre-programmed PIC17C42 microcontroller, we'll show you how to build a programmer for that as well. In the meantime, gather together all of the parts you'll need.





Build this radon molyour home and, while

the design, construction, and use of a simple, inexpensive environmental radon gas detector that you can build. It is called the beverage can environmental radon monitor or BERM because its ionization chamber sensor is made from a readily available aluminum beverage can. You will be given a choice of methods for measuring and recording events or rates that can be translated into units of radon density.

Most people are exposed to en-