Edited by Bill Travis and Anne Watson Swager

# $\mu$ C visualizes hex code

Abel Raynus, Armatron International, Melrose, MA

N μC systems, information exchanges usually use the hexadecimal 1-2-4-8 format; output data also appear in this format. Reading the hex code is not a problem; several LEDs connected to the output lines can display the answer. The problem arises when you wish to observe the output data. Many engineers are unfamiliar with hex code and prefer to observe data in the common decimal format. If the value of the output data is less than 10, you can use an ordinary BCDto-seven-segment decoder to visualize the hex code on an LCD or an LED display. But what do you do if the value of the output data is greater than 10? Unfortunately, no decoders can transform hex code into two seven-segment codes. Of course, you could configure such a decoder using a number of logic gates, but another simple and inexpensive option is available. The key to this option is using a low-end  $\mu C$  to transform the hex code into two BCD codes. In Figure 1, the data displayed ranges from 0 to 15. Thus, you need only 4-bit hex code, using four input and eight output µC lines.

**Figure 1** uses the approximately \$1 Motorola MC68HC705J1A, with 14 I/O pins. The input lines Pin B0 to Pin B3 re-

$\mu$ C visualizes hex code	133
Simple circuit times bathroom fan	134
Termination supply tracks one-half core voltage	136
Switch debouncer isolates input and output	138
Circuit detects reset source	140
Interface LCD with ease	142



**ideas** 

You can visualize hex code in BCD format by using this simple circuit.

			1	* HEX C	ODE TO	2 BCD CODE T	RANSFER*	
0000			2	Spagewidth 160				
0000			3	Sinclud	e "std-	ila.asm" :st	andard frame for	
MC68HC	2705J	1A				, ,		
			4	*VARTAB	LES			
0000			5		org	RAM		
0000			6	м1	rmb	1		
			7	*INITIA	LIZATIO	N		
07F1			8		ora	MOR;		
07F1		20	9		fcb	%00100000;r	esistor osc	
0300			10		org	ROM		
0300	[02]	A600	11	init	lda	#%00 ; prtB	as input	
0302	[04]	в705	12		sta	ddrB	•	
0304	[02]	AGFF	13		lda	#\$ff ; prtA	as output	
0306	[04]	B704	14		sta	ddrA		
0308	[05]	3F00	15		clr	prtA ; 0 ->	prtA	
			16	******	******	*******	*****	
030A	[03]	B601	17	main	lda	prtB		
030C	[02]	A40F	18		and	#%00001111	; extract data from pB0-pB3	
030E	[04]	B7C0	19		sta	М1		
0310	[02]	A109	20		cmp	#\$9	; data > 9?	
0312	[03]	220A	21		bhi	h1		
0314	[02]	A600	22		lda	#\$00	;set 00 to pA4-pA7 (tens)	
0316	[04]	B700	23	h2	sta	prtA		
0318	[03]	BACO	24		ora	M1		
031A	[04]	B700	25		sta	prtA	;set data to pA0-pA3	
(units	5)							
031C	[03]	20EC	26		bra	main		
031E	[02]	A00A	27	h1	sub	#\$a	;(data-10) -> Acc	
0320	[04]	B7C0	28		sta	Ml		
0322	[02]	A610	29		lda	#\$10	;set 1 to pA4-pA7 (tens)	
0324	[03]	20F0	30		bra	h2		
			31					
*****	****	*******	* * * *	******	* * * * * * *	******	**	
07FE			32		org	VECTORS+6		
07FE		0300	33		fdb	inít		

#### LISTING 1-HEX-TO-BCD CONVERSION



ceive the 4-bit hex code to be displayed. The  $\mu$ C-assembly program in **Listing 1**, converts the hex code into two BCD codes, which appear on lines Pin A0 to Pin A3 (units) and Pin A4 to Pin A7 (tens). These outputs drive the two standard BCD-to-seven-segment decoders, which, in turn, drive the common-cathode LED displays. You can use the same

method for an expanded data range, but you need more I/O lines, decoders, and displays. For example, the 8-bit hex code covers the data range 0 to 255, but it needs eight input lines, 12 output lines, and three decoders and displays. You can download **Listing 1** and the "include" file in line 3 from *EDN*'s Web site, www.ednmag.com. Click on "Search Databases" and then enter the Software Center to download the file for Design Idea #2518. (DI #2518)

> To Vote For This Design, Circle No. 301

## Simple circuit times bathroom fan

Maxwell Strange, Goddard Space Flight Center, Fulton, MD

**P**ORGET TO TURN off the ceiling fan in your bathroom? Install the simple timer in **Figure 1**. It's located out-ofsight in the fan unit, and you turn it on via the wall switch. The circuit costs virtually nothing, using "junk" parts. When ac power appears, a simple rectifier develops approximately 7V across filter capacitor C. This voltage powers the LM2905 analog timer and simultaneously triggers it via trigger-input Pin 1; output Pin 7 then goes low, turning on the solid-state relay and fan. Low-leakage capacitor C<sub>T</sub> and resistor R<sub>T</sub> set the time delay; for the values shown, the delay is 1000

sec, or approximately 17 minutes. At time-out, Pin 7 goes high, turning off the relay. For most fans, this relay can be a small, pc-mountable unit rated at as little as 0.5A ac load current. These relays typically turn on reliably at 3V. You can use resistor R to drop excess voltage, thereby reducing loading on the power supply.

The p-channel JFET turns on when the power switches off, rapidly discharging  $C_{\rm T}$  to allow immediate recycling. The 10-k $\Omega$  series resistor makes the circuit inherently safe; in a worst-case failure, line voltage appears across this resistor and

develops a harmless 1.4W. You can easily adapt this circuit to other applications. You can change the timing or make it linearly adjustable, and you can program the solid-state relay to turn on instead of off at time-out, by connecting Pin 8 of the timer to Pin 4 instead of Pin 2. You can also reverse the action of the solidstate relay by reversing the control inputs. (DI #2520)

> To Vote For This Design, Circle No. 302



Gain control of your bathroom fan by using this simple time-out circuit.



## Termination supply tracks one-half core voltage

Chester Simpson, National Semiconductor, Santa Clara, CA

**M** ODERN  $\mu$ Ps TYPICALLY require core voltages of 2 to 3V. They also require "termination" voltages that, for best performance, should equal half the core voltage. The problem is, core voltages vary among CPUs, and some systems even incorporate variable-corevoltage supplies that allow systems to adjust the voltage on the fly, thereby increasing or reducing CPU operating speed to optimize power consumption. A termination-voltage power supply that maintains an output of one-half V<sub>CORE</sub> over a range of core voltages is highly desirable, as the core voltage can vary without upsetting the termination-voltage set point. The circuit in **Figure 1** is a 6A power-supply design that generates a termination voltage regulated to  $1/2 V_{\text{CORE.}}$  The circuit targets applications in which the core voltage is approximately 1.8 to 3.6V.

An LM2636 synchronous-rectifier controller switching at 300 kHz provides an efficient power converter that operates from a 5V input. Because the LM2636 is designed to operate at a fixed output voltage (as determined by control bits 14 through 18), the circuit in **Figure 1** uses a different control scheme to force the regulated output to track at one-half  $V_{CORE}$ . Resistors  $R_1$  and  $R_2$  halve the core voltage, and this voltage serves as the reference in error amplifier  $IC_{1A}$ . The amplifier compares the one-half  $V_{CORE}$  reference with the termination output voltage obtained through  $R_3$  and adjusts its output to lock the termination voltage at one-half  $V_{CORE}$ . In this way, the corevoltage signal sets the termination voltage.  $IC_{1B}$  is a unity-gain inverter that corrects the phase of the feedback signal that goes to the input of the LM2636's inter-



MILLE DESIGNATES A GERAMIC CAPACITOR WITH AN X/R OR XOR TEMPERATURE RANGE.

Optimize your CPU's performance by feeding it a termination voltage that's exactly half the core voltage.



nal error amplifier.  $\rm R_4$  sets the gain of the internal amplifier to unity.  $\rm R_5$  forces a soft start on turn-on and also eliminates overshoot.  $\rm IC_{1C}$  amplifies the 1.23V internal reference to approximately 2.5V, which sets the operating point for the error amplifier,  $\rm IC_{1A}$ .

The 2.5V also connects to the sense in-

put of the LM2636, which would normally sense the regulated output voltage. Because the termination output voltage must be variable (to track the core voltage), a fixed 2.5V goes to the sense pin, and the control pins 16 and 18 are grounded. These connections program the internal DAC for a 2.5V output. This scheme prevents the LM2636's internal error-detection circuitry from shutting down the part in response to an undervoltage or overvoltage condition.  $R_3$ ,  $R_6$ ,  $C_1$ , and  $C_2$  provide loop compensation. (DI #2517)

To Vote For This Design, Circle No. 303

### Switch debouncer isolates input and output

Phill Leyva, Maxim Integrated Products, Sunnyvale, CA

M ODERN PROGRAMMABLE-logic controllers (PLCs) for automated process-control systems have either 16 or 32 inputs and accept ac voltages of 24 to 120V. A single circuit (a relay for isolation and an RC network with a Schmitt trigger to debounce signals to the processor) can debounce all the PLC signals in sequence. However, this approach slows real-time data processing. Such debounce circuits also produce delay times that change with relay wear and capacitor aging. In the PLC program, you can use a debounce timer for each input, but this technique increases the program-scan time and ties up valuable timers. The solid-state, electrically isolated circuit in **Figure 1** debounces single inputs without slowing the PLC module. Optoisolators IC<sub>1</sub> and IC<sub>2</sub> provide electrical isolation for the ac sources at the input and output. IC<sub>3</sub> is a CMOS switch debouncer whose output (a 4V logic high) appears following a fixed 40-msec delay. A 63-k $\Omega$  pullup resistor, connected internally between IN and V<sub>CC</sub>, forms a voltage divider with R<sub>1</sub>. R<sub>1</sub>'s value ensures a logic low of less than 0.8V at IN when

IC<sub>1</sub>'s optotransistor (an emitter follower) is off.

The two LEDs in IC<sub>1</sub>, which illuminate the phototransistor on alternate half cycles of the ac-input current, rectify this current. Most optoisolator applications set the current-transfer ratio (CTR) to more than 10 to ensure an accurate reproduction of the input signal. The circuit in **Figure 1**, however, sets the CTR to less than 1, which ensures that the emitter follower does not turn off as the ac current goes to zero twice in each cycle. R, biases the emitter follower such



This debouncer circuit allows an isolated ac voltage to control a separately isolated ac source.



that IC<sub>3</sub>'s IN signal remains greater than the high level, 2.4V, during these zero crossings. This action eliminates the capacitor normally found in debouncing circuits. IC,'s OUT pin drives the n-channel MOSFET, and R<sub>3</sub>'s value is such that the resulting current flow (in the MOSFET and LED) is approximately 5 mA. When the MOSFET turns on, the LED activates IC<sub>2</sub>'s zero-crossing triac driver. Thus, when the power triac turns on, an ac source connected to the output drives  $\boldsymbol{R}_{_{\text{LOAD}}}$  with as much as 4A (Figure 2). Turning on the triac at zero crossings eliminates EMI and reduces the turn-on stress in the triac. R, limits current into the triac driver  $(IC_2)$  to 1A. Each source can be either 24V ac (as shown) or 120V ac. (DI #2521)

> To Vote For This Design, Circle No. 304



debouncer circuit turns on cleanly (bottom trace).

### **Circuit detects reset source**

Shyam Tiwari, Sensors Technology Pvt Ltd, Gwalior, India

MBEDDED SINGLE-BOARD computers do not rely only on power-on resets; they often use multiple sources to reset CPUs to prevent CPUs from being locked into endless loops. However, in most cases, CPUs start from the starting points of memories to fetch their first code, because they have no way of knowing what generated the reset. The circuit in **Figure 1** allows a CPU to know the



source of a reset. It stores in an 8-bit latch reset-control input data that the CPU can read. If an input frequently resets the CPU, the CPU can then report the error source to the user, using LEDs or other indicators. In the circuit of Figure 1, an experiment combined eight independent reset-signal sources into a wired-OR single output. The 74HCT574 stores the 8bit reset data at the rising edge of the signal. The latch records no other signal if the signal appears after the rising edge of the first signal. If the CPU finds data that resembles a reset signal in the latch that the signal does not reset, then the reset pulse is too narrow to effect a reset. The CPU recognizes this signal after reading the information from the latch. The output of the latch is a tristate structure; the CPU reads the output using active chipenable and read-input signals. (DI #2516)

> To Vote For This Design, Circle No. 305



### **Interface LCD with ease**

Bharat Mehta, Space Applications Center, Ahmedabad, India

 bus-oriented interfacing structure, which consumes 11 I/O lines (eight data lines and three control lines). You cannot always afford to spare this many I/O lines. Most applications need to write the data to the LCD and then read from it. In these situations, you can omit one control pin (of three) for reading data and save one additional I/O-port pin. The circuit in **Figure 1** saves I/O pins. It uses an 8051





 $\mu$ C, and only four I/O pins (P1.0 to P1.3) drive the LCD, instead of the 11 pins other displays require. Data transfers in a serial mode through the P1.0 port of the  $\mu$ C. The  $\mu$ C interfaces to Pin 2 of IC<sub>1</sub>, a 74HCT4094 8-bit shift register. Serial data advances on every clock pulse and transfers to the shift register. The register converts the serial data to parallel data, available on the output pins Q0 to Q7. The P1.1 port of the  $\mu$ C provides the clock.

The data bus, D0 to D7, of the LCD module connects to the shift register's outputs. Software carries out the data

transformation and displays the result on the LCD (**Listing 1**). The same design can drive various types of alphanumeric LCDs—for example, single-line-to-multiline types, with different character lengths on each line. You can configure the circuit to send data over a long distance for remote LCD readouts (**Figure 2**). You can transmit serial data through a differential line-driver IC such as the 26LS31 (IC<sub>1</sub>). You can feed the output of IC<sub>1</sub> to either twisted-pair wires or a parallel pair of wires for transmission to a remote location. At the other end of the remote location, you can retrieve the data through a differential line receiver such as the 26LS32 (IC<sub>2</sub>). The output of IC<sub>2</sub> drives IC<sub>3</sub>, which drives the LCD as in **Figure 1**.

**Listing 1**, written in 8051 assembly code, provides the sample text "Hello, EDN Reader" on a single-line, 16-character LCD. You can download **Listing 1** from *EDN*'s Web site, www.ednmag.com. Click on "Search Databases" and then enter the Software Center to download the file for Design Idea #2519. (DI #2519)

> To Vote For This Design, Circle No. 306

LISTING 1-SAMPLE DATA DISPLAY						
temp1: Dat:	reg reg	20h P1.0		mov call	temp1,#06h disp2	
RS:	reg reg	P1.1 P1.2	,,,,,,,	;;;;;;;;;	,,,,,,,,,,,,,,,	
ENA:	reg	ri.s	disp2:	call	sr_tx	
,,,,,,,,		0000h		seth	FNA	
	org jmp	start		mov	r3,#0ffh	
	org	30h		clr	ENA	
start:	call	INT		ret		
	mov	r0,#10h ;counter for data transfer	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	erially from I/O
loop1:	clr	a a Gatdotr	sr tx:	mov	r1.#08h	tounter
	mov	templ,a	s1:	mov	a,temp1	,
	djnz	r0,loop2		clr rlc	C a	
	jmp	start		mov	temp1,a	
				mov	Dat,c	
loop2:	call seth	sr_tx RS ::This part transfer data to LCD.		nop	CIK	
	setb	ENA		nop		
	call	delay ;small delay		clr	Clk	
	clr	ENA BS		ajiiz	11,51	
	inc	dptr		ret		
	jmp	loopl	111111	; Delay	Sub-Routine	
title:	db "Hel	llo,EDN Reader"	; this ; be ac	delay p ijusted	by changing the	exible loop , any time delay can e value of registers
;;;;;;;	,,,,,,,,,	;;; Main program End ;;;;;;;;;;;;	dly:	mov	r5,#0fh	
;	- Sub-Ro	outine programs	ar:	djnž	r5,#d1	
;;; ini	itializat	cion of LCD screen.		ret		
INT:	mov	sp,#60h	mdly:	mov	r6,#0ffh	
	clr	RS	maràt:	cail dinz	deiay r6.mdlvl	
	mov	temp1,#38h		ret	10, mail j 1	
	call	disp2				
	mov call	tempi,#UIn disp2	deray:	djnz	r7,\$	
	mov	temp1,#02h		-	• •	
	call	disp2	ret ;;;;;;;;	,,,,,,,	,,,,,,,,,,,,,,,,,,	,,,,
			end			



#### **Design Idea Entry Blank**

Entry blank must accompany all entries. \$100 Cash Award for all published Design Ideas. An additional \$100 Cash Award for the winning design of each issue, determined by vote of readers. Additional \$1500 Cash Award for annual Grand Prize Design, selected among biweekly winners by vote of editors.

To: Design Ideas Editor, EDN Magazine 275 Washington St, Newton, MA 02458

I hereby submit my Design Ideas entry.

Name	
Title	
Phone	
E-mail	Fax
Company	
Address	
Country	ZIP
Design Idea Title	

#### Social Security Number \_\_\_\_\_ (US authors only)

**Entry blank must accompany all entries.** (A separate entry blank for each author must accompany every entry.) Design entered must be submitted exclusively to *EDN*, must not be patented, and must have no patent pending. Design must be original with author(s), must not have been previously published (limited-distribution house organs excepted), and must have been constructed and tested. Fully annotate all circuit diagrams. Please submit text and listings by e-mail to b.travis@cahners.com or send a disk.

Exclusive publishing rights remain with Cahners Publishing Co unless entry is returned to author, or editor gives written permission for publication elsewhere.

In submitting my entry, I agree to abide by the rules of the Design Ideas Program.

Signed

Date \_\_\_\_\_

Your vote determines this issue's winner. Vote now, by circling the appropriate number on the reader inquiry card.