

Fig. 23-1. Frequency multiplier (x10) (NS).



Fig. 23-2. Four-quadrant multiplier (NS).



Eo = KE1 - KE1cos2ωt

Fig. 23-3. Frequency doubler with linear amplitude response (AD).



The frequency doubler circuit shown will double low-level signals with low distortion. The value of C should be chosen for low reactance at the operating frequency. Signal results the center uput must be less than 25 mV pask to manctan operation in the inner region of the switching differential ampliture. Levels to 26 mV peak regis to eval with non-destoration of the output werden. It stager mput signal is adapted and order may be under at the carrier industry and packed for the optical registion registion



Fig. 23-5. Frequency doubler. This circuit accepts a sinusoidal signal with a 10-volt amplitude and produces a double-frequency signal also having a 10-volt amplitude with no DC offset (AD).



Fig. 23-6. Low-frequency doubler using an MC1596G. This circuit works well in the low-frequency and audio range below 1 MHz (M).



Fig. 23-7. A 150-MHz to 300-MHz frequency doubler using an MC1596G. Spurious outputs are 20 dB below the desired output (M).