
8-channel scanner multiplexes data for strip-chart recorder

by James M. Palmer, Optical Sciences Center, University of Arizona, Tucson Using low-power analog multiplexers, this circuit converts a single-channel strip chart recorder into one that can handle up to eight lines of data. The dwell time between channels is selectable. Excluding the cost of the power supply, the circuit can be put together for an outlay of less than \$25.

A₁ and A₂ are configured as an eight-channel differential multiplexer stepped by a dual binary counter, A₃,



Scanning. Circuit multiplexes eight data channels applied to A₁ onto single-channel strip chart recorder. Reference-voltage inputs at A₂ position trace at different levels on chart. A₃, A₄, and A₅ sample channels in sequence. R₁ to R₆ set dwell time between channels.

By Forrest M. Mims

THE 74150 MULTIPLEXER

DIGITAL logic circuits are amazingly versatile, and the multiplexer or data selector is no exception. The multiplexer, sometimes abbreviated MUX, provides a means of selecting one of several inputs and steering the logic level at that input to a single output. The selected input is determined by a binary address applied to one or more data select inputs. That's why multiplexers are often called data selectors.

Multiplexers have many applications. We'll look at several of them in this column, but first let's find out how the multiplexer works.

A Simple 1-of-2 Multiplexer. Figure 1 shows a simple two-input MUX with a single data select input. The circuit is called a 1-of-2 multiplexer because one of the two inputs is routed to the output at any given moment according to the status of the data select input. The binary bit pattern at the data select input is called an address because each possible data select bit combination (in this case 0 and 1) selects one and only one input.

Assume the data select input is logic 0. This means one of the inputs to AND gate A is logic 1. The gate is then able to provide a high or low output depending upon the state of the DATA A input. Simultaneously, one of the inputs to AND gate B is low so its output will be low no matter what logic state appears at its

second input (DATA B). If DATA A input is low, both AND gates will have a low output. If DATA A is high, the output of AND gate A will go high. The OR gate (C) will respond to either condition with, respectively, a low or high output.

If this explanation seems hard to follow, Fig. 1 also shows the truth tables for the 1-of-2 MUX as well as those of the inverters and gates from which it is composed. With this information you should be able to decipher the circuit's operation on your own.

Advanced Multiplexers. The simple multiplexer shown in Fig. 1 illustrates the basic operating principal but has limited utility. You can easily breadboard a working version of it if you want to explore its operation in detail. Far more flexibility, however, is available in the form of single-chip multiplexers having eight or sixteen inputs. Several such chips are readily available. TTL versions include the 74150 1-of-16 multiplexer and the 74151 and 74152 1-of-8 multiplexers. Another TTL MUX is the 74153 dual 1-of-4 data selector.

A number of multiplexers that select one of several multiple-bit words rather than single bits are also available, as is a family of CMOS multiplexers.

The 74150 1-of-16 Multiplexer. The pinout of the 74150 1-of-16 MUX is shown in Fig. 2. This data selector has

Fig. 1. A simple 1-of-2 multiplexer

with truth table.

sixteen data inputs, any one of which can be selected by applying the appropriate 4-bit data select word or address to the four-line data select input. The 74150 also has an *enable* or *strobe* input. This input must be low (grounded) for the 74150 to function. When the enable input is high (disconnected or tied to V_{CC}), the output will be high regardless of the status of the selected input.

The simple 1-of-2 MUX we looked at earlier has an OR gate output. The 74150, however, uses a NOR gate output. This means the output is an inverted version of the selected input. Be sure to keep this in mind when using the 74150 in an actual circuit.




Fig. 2. Pin outline of 74150.

"Universal Logic Gate." It's often necessary for a digital circuit to generate the type of truth table that is not available from standard gates. Simple truth tables can be generated by interconnecting the gates in a 7400 quad NAND gate or other common gate package. Complex truth tables can be implemented with a ROM. The 74150 MUX offers a very simple way to generate a truth table with four inputs and a single output.

Since the 74150 has sixteen input addresses, there are 2¹⁶ or 65,536 possible input/output combinations. Here's a truth table for just one sequence.

	Address	Output
0	0000	1
1	0001	1
2	0010	- 1
3	0011	1
4	0100	0
5	0101	. 0
6	0110	1
7	0 1 1 1	0
8	1000	1
9	1 0 0 1	0
10	1010	1
11	1011	1
12	1 1 0 0	0
13	1 1 0 1	0
14	1110	1
15	1111	. 1

14 15 Designing

Designing a logic circuit to implement

INPUTS DATA AO C DATABO DATA DATA A DATA B OUTPUT SELECT 0 X 0 1 ٥ I 0 ×

X

this truth table would be both tedious	that's necessary is to place the comple-	are placed at the inputs because the
and time consuming, but we can com-	ment of the desired output for each ad-	74150 inverts the data at its inputs. Fig-
plete the entire design in less than a	dress at the appropriate input.	ure 3 shows how the 74150 is wired to
minute with the help of a 74150! All	Complements of the desired outputs	implement the truth table. The 74150 in-






Fig. 3. How to connect a 74150 to implement truth table in text.

puts can be quickly rewired to provide any of the 65,536 possible combinations. For best results, a simple switching network can be used to speed up truth table changes. This is done by connecting each input to the pole of a spdt switch. The positions of each switch are connected to ground (low) and V_{CC} (high) as shown in Fig. 4.

Adding a Data Select Input. There's a clever way to add a data select bit to the 74150 and other multiplexers. In the case of the 74150, the resulting 5-bit data select word gives 32 input addresses. This makes possible a truth table with an incredible 2³² or 4,294,967,304 input/output combinations!

Let's assume you want to implement the following 8-input (3-bit address) truth table with a 4-input (2-bit address) MUX:

Address	Output
CBA	
000	0
0 0 1	1
0 1 0	1
0 1 1	0
100	1
101	1
1′1 0	0
1 1 1	0

A 4-input MUX normally implements a truth table with a 2-bit address (00-01-10-11). Look back at the truth ta-

ble above and you'll notice this pattern is repeated *twice* under the B and A columns to give four pairs of 00, 01, 10 and 11. Rearrange the truth table so the identical B-A parts are adjacent to one another, and you'll notice the output for any of the four pairs can be low or high, C or the complement of C:

	ABC	OUTPU
1.	000	0
••	001	1
2.	010	1
	011	0
3.	100	1
٠.	101	1
4.	1110	0
•••	111	0

We're now ready to implement the truth table by connecting each of the four inputs of the MUX to low, high, C or the complement of C. The outputs of the first pair are identical to C, so C is connected to the first input. The outputs of the second pair are the opposite of C, so the complement of C is connected to the second input. Similarly, both outputs of the third pair are high so the third input is connected to logic 1. Both outputs of the fourth pair are low so the fourth input is





Fig. 4. Switch programmable 74150.

POPULAR ELECTRONICS



at logic 0. The resulting connection diagram for the expanded MUX is shown in Fig. 5.

Multiplexer Pattern Generator.

One application for a MUX truth table circuit like the one in Fig. 4 is a *binary pattern generator* that produces a string of sixteen preselected bits over and over again. This is accomplished by connecting a 4-bit, modulo-16 counter to the address inputs of the 74150. Each pulse from a clock connected to the counter produces the next output in the binary sequence.

Figure 6 shows a working version of a clock and counter that can be connected to a 74150 to make a pattern generator. This circuit is fairly straightforward, and you can use other clock and counter combinations if you prefer.

Pattern generators have many applications. One simple possibility is to use the 74150 output to strobe a tone generator on and off to produce programmed tone patterns. Another is to produce programmed LED flashing sequences.

Hexadecimal Keyboard Encoder.

A very useful application for the 74150 MUX is the hexadecimal keyboard encoder shown in Fig. 7. This circuit continuously scans each of sixteen normally open pushbutton switches. When a closed switch is detected, the LED readout connected to the data select (address) inputs of the 74150 identifies in

binary form which switch has been closed.

Those of you who are microcomputer enthusiasts already know the value of a hex keyboard encoder, but hexade cimal probably sounds very intimidating to the uninitiated. The term simply means a number system based on sixteen. Binary, octal and decimal are number systems based, respectively, on 2, 8 and 10. Hexadecimal is important in digital logic because, as you already know, there are sixteen possible combinations of 0 and 1 in a 4-bit word (0000-1111). Here's a listing of the first sixteen decimal digits along with their binary and hex counterparts:

Decimal	Binary	Hexadecimal
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7
8	1000	8
9	1001	9
10	1010	Α
11	1011	В
12	1100	С
13	1101	Ð
14	1110	E
15	1111	F

A hex keyboard encoder allows any of the sixteen hex digits to be entered into a digital circuit by pressing a single key. This greatly speeds up the programming of read/write memories in microcomput-




Fig. 6. Sequencer circuit for binary pattern generator.





Pa. Res. Add 6% Sales Tax

W&M ENTERPRISES,	INC.
1633 Republic Road (215) 675	
Huntingdon Valley, PA. 19006 Sparkomatic CB 4100	
□ Uidaway Astansa	C I

	Hideway Airteilia
Name	
Address _	
	StateZip
Visa ar	nd MasterCharge Accepted

Card No. _______ Exp. Bank Date _______ No. ______ (MasterCharge)

12/07/2 14 1/4 74193 R1 4.7K 7400 5 7400 13 CLOCKLED // READOUT LEDS 74150 ON=O (LOW) +5V OFF= / (HIGH)

Fig. 7. Hex keyboard encoder circuit.

ers, controllers and other digital circuits that process data in 4-bit "nibbles."

Operation of the keyboard encoder shown in Fig. 7 is straightforward. An astable multivibrator comprising half the gates in a 7400 quad NAND gate serves as a clock. Pulses from the clock are steered to the count UP input of a 74193 counter through one of the remaining gates in the 7400. This gate permits clock pulses to pass as long as the output of the 74150 is low.

A switch closure causes the 74150 output to go high when the count from the 74193 matches the number of the closed switch. This, in turn, inhibits the clock gate, which prevents clock pulses from reaching the 74193. The four LED's connected to the 74193 output then indicate the bit pattern applied to the 74150 address in binary and thus the number of the closed switch.

When the closed switch is released, the 74150 output returns to the low state and the clock gate is no longer inhibited. The 74193 then continues to cycle the 74150 through a sequential scan of the switches.

An interesting feature of this circuit is that under normal conditions it operates as a form of *priority encoder*. This means it responds to the first of two or more key closures while ignoring all subsequent closures. Can you think of a circumstance where the encoder would respond to the *second* of two key closures? (Hint: Assume the clock is very slow or your fingers are very fast.)

The circuit shown in Fig. 7 is not necessarily usable in some applications. One reason is that the continuous scanning of the switches causes the four LEDs to appear continually on (binary 0000) between switch closures. This problem is partially alleviated by the single CLOCK LED that indicates when the clock pulses are getting through to the counter.

When the CLOCK LED is on, the circuit is ready to receive another switch closure. In other words, the 74150 is scanning the input switches and the fact that all four readout LEDs appear to indicate 0000 is irrelevant. When the CLOCK LED is off, a switch closure has been detected and the readout LEDs accurately indicate the selected switch. If, by coincidence, switch 0000 is selected. the four LEDs will all remain illuminated but their apparent brightness will increase significantly. This is because all four LEDs now receive a steady direct current rather than the very rapid pulsating current from the 0000-1111 count sequence.

Another drawback of the circuit in Fig. 7 is that it promptly "forgets" a switch closure once a switch has been released. Contrast this with the pocket calculator, which "remembers" each key closure until an operation is complete or a clear key is pressed. This disadvantage can be overcome by adding a data storage register to the circuit. For details, see the accompanying Project of the Month.

MONEY ORDER TODAY!

SEND CHECK OR

Multiplexer chip forms majority-vote circuit

by Edwin P. Crabbe Jr.
GTE Automatic Electric Laboratories, Northlake, III.

☐ An eight-channel digital multiplexer chip such as the 74151 can make an efficient three-input majority-vote circuit in which the output-logic level always agrees with the majority of the input levels. The uses of such a

circuit range from the innocuous—decision making for electronic games—to the critical—reliability enhancement of triply redundant fail-safe systems.

As shown in the schematic of Fig. 1, the votes are registered at data-select lines A, B, and C of the multiplexer, and the data inputs, $D_0 - D_7$ are wired so as to produce an output at Y in accordance with the truth table.


With the addition of a few inverters, the system can b equipped with a master override, vesting any of the threvoters with the power of veto. Figure 2 details the setu A logic 1 at master-input A causes an output in agreement with the A vote, regardless of the votes of B and

Similarly, a logic 1 at master-input B effects an output equal to B's vote, and so on. With all the master inputs low, the output is again the majority of the inputs.


Systems with more than three voting inputs can only be practically implemented with a programable read-

only memory, as majority-vote circuits cannot be cascaded.

Designer's casebook is a regular feature in *Electronics*. We invite readers to submit original and unpublished circuit ideas and solutions to design problems. Explain briefly but thoroughly the circuit's operating principle and purpose. We'll pay \$50 for each item published.



1. Majority rules. The three binary address lines are the inputs to a majority-vote circuit based on a 74151 multiplexer. The output at Y is in agreement with the majority of the inputs, and the output at W, complementary to Y, is the minority vote.



2. Veto power. Adding a few inverters to the circuit provides it with master-override capabilities. Whichever input is selected as master, the output always agrees with the vote of that input, regardless of the votes of the other two.

Engineer's notebook

Single-wire pair multiplexes power and data for display

by Tommy N. Tyler Powers Regulatory Co., Denver, Colo.

Using one decade counter per digit, this circuit multiplexes both power and data to a remote digital display over a single pair of wires. Implementing the circuit with a complementary-metal-oxide-semiconductor counter ensures the multiplexer draws only microwatts of power, a level that can be easily supplied by the circuit's power-storage element while data is being sent.

The arrangement required for a single digit is shown in (a). The circuit automatically initializes the display at zero on power up.

During the hold time (b), power is supplied to the 4033 counter via D_1 , and C_1 charges up to the supply voltage. Following the hold interval, Q_1 turns off, allowing R_2 to pull the reset pin high, clearing the counter. The reset is accomplished by holding the line voltage low just long enough for C_2 to discharge and turn off Q_1 . C_1


maintains power to the 4033 during this time.

After 1 millisecond, Q_1 turns on, and the number to be displayed is transmitted through the data line as a series of pulses with a 10-kilohertz burst frequency. These are sent directly to the counter's clock input. (Note that they are too narrow for the reset circuit to respond to.) Then the hold interval is repeated.


The display reading is updated by resetting the 4033 to zero and initiating a count again. By keeping the duty cycle of the data pulses very low, the display's supply voltage will remain essentially constant.

Multiple-digit displays require additional 4033s to be cascaded. With a 1-megahertz burst frequency, a four-digit display can be updated in 12 milliseconds, more than sufficient for ordinary viewing if the number of updates is at least two per second. Assuming four updates per second, the display will be steady 95% of the time. The 4033 will source 5 milliamperes per segment when operated at 9 volts, enough to produce fairly bright displays when MAN-3 devices are used. RCA application note ICAN-6733 provides extensive information on interfacing the 4033 chips with various displays.

Engineer's notebook is a regular feature in *Electronics*. We invite readers to submit original design shortcuts, calculation aids, measurement and test techniques, and other ideas for saving engineering time or cost. We'll pay \$50 for each item published.



Time share. Decade counter enables multiplexing of power and data lines with a single-wire pair (a). Power stored in C₁ during the first portion of the cycle energizes 4033 during the time data is sent. The hold-count timing cycle (b) clarifies operation.



'Demultiplexing' pulses of different widths

by D. S. Jain National Remote Sensing Agency, Hyderabad, India Process-control instrumentation is only one of a multitude of applications that could use a circuit capable of sorting and counting pulses in accordance with their durations in a data stream. This pulse-width discriminator (a) accomplishes this feat by generating a pulse at one of nine outputs that corresponds to one of nine windows in which the input pulse width lies.

Monostables U₁ and U₂ make up an astable multivi-

brator that is triggered at the input pulse's leading edge. This astable circuit generates a square wave of period T, determined by RC, at output Q₁ that is counted by binary-coded-decimal counter U₅.


The trailing edge of the input pulse triggers monostable U_3 , and a pulse is created at Q_3 clearing U_1 and U_2 . As a result, astable multivibrator oscillation and BCD counting are forbidden. In addition, the data at the counter's output is transferred to U_6 's output.


The trailing edge of the pulse at Q_3 triggers monostable U_4 and produces a narrow pulse at output Q_4 . The counter and the latch is reset to zero by this pulse. As a result, the outputs go low, producing a positive pulse at output₀ and output_N; output_N corresponds to the input pulse width.

The circuit's operation for three input pulses of different widths is illustrated in the timing diagram (b). A positive pulse is produced by the circuit at output₁, output₂, and output₃ for input pulse widths of $t_p < T$, $T < t_p < 2T$, and $2T < t_p < 3T$, respectively. A pulse is generated at output₀ for each input pulse, regardless of duration, thus counting the total number of input pulses.

The present range of the circuit is 0 to 9T. BCD data is decoded into decimal N, where N = 1, 2, ... with

BCD-to-decimal decoder U_7 . Cascading additional BCD counters, latches, and BCD-to-decimal decoders extends the number of windows, enabling the circuit to cover a wider range of inputs.





Discrimination. The circuit (a) sorts input pulses according to their durations and generates a positive pulse at the corresponding output. The number of pulses at output₀ gives the total number of input pulses. The waveforms (b) show outputs for three different input pulses.