

BY DON LANCASTER



Fig. 1. TVT-6 block diagram and truth table for the PROM.

The TVT-6 connected to a KIM-1.

Thanks to some software tricks, a simple and low-cost add-on circuit, and a new way to speed up a microprocessor, you can now build a video interface for your microcomputer for an investment of only \$20 to \$35. The TVT-6 video system described here permits the choice of virtually any format including 16/32 (16 lines of 32 characters), 16/64, or 32/64. It also features full editing capability and full-performance cursor.

In spite of its simplicity (10 low-cost IC's), the circuit employs a new approach to video processing that permits up to 4000 characters to be displayed on-screen within a 3-MHz bandwidth. Although the TVT-6 was designed for the 6502 microprocessor based KIM-1, software can be used to easily map into the JOLT, EBKA, or Ohio Scientific microcomputers. In addition, the TVT-6 can be adapted to other microprocessors, including the popular 6800, 8080, and Z80. It is easiest to use with 16-address-line systems that operate on a single 5-volt supply and 1-µs cycle time



Other systems will require software and microprogramming translation for their particular machine languages.

In this first of a two-part article, we will cover the hardware and construction details for the TVT-6. Next month, we will cover debugging, some useful software for the system, and provide instructions on how to couple the TVT-6 to other microprocessors.

Circuit Operation. A block diagram of the TVT-6, as used with the KiM-1 system, is shown in Fig. 1. The complete schematic diagram of the video system is shown in Figs. 2 through 4.

As shown in Fig. 1, bits ϕ through 6 from the "upstream tap" on the KIM display memory drive character generator *IC7* whose blanking and formatting are helped along by the AND gates in *IC6*. The cursor bit (bit 7) is stripped off the upstream tap and routed to cursor blinker *IC5*, which introduces a blinking cursor into the character generator's enable input.

The parallel outputs from IC7 go to



Fig. 3. New SCAN instruction uses PROM IC1, which also has the line length option in its circuit.



C1, C7-0.01-µP Mylar capacitor	
C2-120-pF polystyrene capacitor	
C3, C11, C12, C13-0.1-µF Mylar capacitor	
C4-150-pF polystyrene capacitor	IC
C5-2200-pF polystyrene or Mylar capacitor	10
C6-33-pF polystyrene capacitor	10
C8-0.047-µF Mylar capacitor	31
C9-330-pF polystyrene capacitor	
C10-240-pF polystyrene capacitor	0
D1 through D5-1N4148 silicon diode	
IC1-IM5610 32×8 PROM (or similar)	T
IC2-74LS00 quad tri-state NAND gate IC	
IC3-4013 dual-D flip-flop IC	R
IC4-74LS04 hex inverter IC	R
IC5-4011 quad NAND gate IC	R
IC6-74LS08 guad AND gate IC	R
1C7-2513 character generator (must be sin-	R
gle-supply type, such as General Instru-	R
ments No. RO-3-2513)	R

PARTS LIST

C8-74165 PISO shift register
C9-74LS32 quad OR gate IC
C10-4066 quad analog switch IC
1, J2-Pe-mount phono jack (Molex No.
15-24-2181 or similar)
1-2N4402 or MPS6523 (Motorola) transis-
tor
he following resistors are 1/4 watt, 10% toler-
ance:
1, R10-470 ohms
2-10,000 ohms
3,R7—220 ohms
4,R16,R17,R18-2200 ohms
15,R622,000 ohms
8,R13,R19-4700 ohms
9-2.2 megohms

R11-100 ohms

R12—1000 ohms

R14,R15—100,000-ohm pc-type (upright) potentiometer

Mise.—Sockets for IC's (seven 14-pin, two 16-pin, one 24-pin); 36-contact edge connector with 0.156" centers (Amphenol 225 or similar); solid hook-up wire for jumpers; insulated sleeving; test-point terminals (5); solder; etc.

Note: The following items are available from PAIA Electronics, Box 14359, Oklahoma City, OK 73114; No. PVI-1PC printed circuit board for \$5.95; complete kit of all parts, No. PVI-1K, for \$34.95 (specify blank or KIM-1 programmed *IC1*); KIM-1 coded cassette, with programs, No. PVI-1CC, for \$5.00. All prices postpaid.

shift register *ICB*, where they are converted into a serial video signal. The clock and load commands for *ICB* come from gated oscillator *IC4*, which derives its signals from the microcomputer's clock. It is important that the correct clock phase be selected to permit the loading of *ICB* to occur when the output of the character generator is valid and settled. This is phase 2 in the KIM-1. (if you are using a different μ P based computer, check this detail.)

The serial video from *IC8* goes to the TV Bandwidth Compensator in *IC9*, which predistorts the video by delaying the video output and OR'ing it against itself. This widens the vertical portions of all characters to generate clean and crisp characters that require minimum bandwidth. The amount of widening is determined by *C2* (Fig. 4). The optimum value of *C2* is obtained when the generated M or W in the video display just barely closes.

The vertical and horizontal timing signals from IC2 in the gating circuit are delayed by IC3. The display positioning can be varied by potentiometers R14and R15. The vertical and horizontal sync signals are combined with the enhanced video from IC9 into video combiner IC10. The output from IC10, available at J1, is composite video, with the sync tips at ground, black at 0.4 volt, and white at 1.6 volts. This output can be used to drive conventional video monitors and converted TV receivers. The video output from IC10 is also fed to Q1, which is offset to deliver a +4-volt output for the white level. This output, available at J2, can be connected directly to the first video amplifier of most transformer-powered solid-state TV receivers (see box for details) without requiring biasing, coupling, or translation circuits.

Two options are provided with the TVT-6, both of which are jumper selected. The LENGTH option allows a choice of either 32 or 64 characters/line. The CURSOR option gives the choice of either no cursor or allows the cursor to be displayed under software control.

Construction. The actual-size etching and drilling guide for the printed circuit board used in the TVT-6 is shown in Fig. 5, along with the component-installation diagram. Start assembly by installing and soldering into place the 21 jumpers and test points. (Note that insulated sleeving must be used on two of the long jumpers.) Install the IC sockets, resistors, capacitors, diodes, jacks, and position controls *R14* and *R15*. Do not install the IC's at this time. The correct IC installation sequence and the waveforms to be observed will be discussed in Part 2 next month.

Computer Interface. Detailed in Table I are the requirements of each of the edge connector contacts on the TVT-6 and how to use each contact. Table J also contains the KIM-1 interface connection instructions. The interface consists of adding a new connector and making some add-on connections. One circuit board trace is cut on the KIM-1's pc board to permit an optional changeover switch (or jumper) to be added to the microcomputers. This permits KIM-1 to be used with or without the TVT-6.

General Operation. Since most of today's TVT circuits are used with a microprocessor or microcomputer, it is best to do as much of the display control as possible with the microprocessor and some software. What may not be obvious is that almost all of the timing in the system can also be done using the microprocessor. All this takes is a few dozen words of code.

The four key secrets of operation for the TVT-6 are:

1. Carefully choose how the address lines are defined for TVT operation.

2. Add a new instruction, which we call SCAN, to rapidly address 32 or 64 sequential memory locations.

3. Permanently connect an upstream





Fig. 5. Actual-size foil pattern (top) and component installation (below). Use sockets for all IC's. Edge connectors go to KIM-1.

TABLE I TVT-6 PINOUT AND KIM-1 INTERFACE

TVT-6						D (A10)	00	
CONTACT	NAME	REMARKS			A4.	E (AIJ)	20	
12	GND	Heavy wire to excan	ant contact 22 or simi-		AD.	5 (A14)	21	
1,12	0.10	lar point in KIM-1	Son contact 22 of Same		MZ.	T (AID)	22	
345	NC	Soares			A	F (AD)	23	
6	VCL	1-MHz clock from ev	ancian contact (1/m2)			E (A4)	24	
v		(in other systems clo	sansion contact o (v2)			C (AB)	20	
		lected so that load ou	lea arriver when CG in			C (A2)	20	
		valid)	SE ATTIVES WITCH CO IS	28 20 20	OP7	D(AT)	La police high from 101	
78910	VD7	Data output from m	amony display: drives	21 22 23	DDC	during active horse active high rom ich		
11 12 13	VDE	character concreter. For Kill 1 to disclar		31,32,33,	DDC.	Connections to VIM	nui useo al otner times.	
14	VD5	character generator. For Kim-1 to display		34, 35	34,35 DB5, Connec		Kill I sector	
14	VDJ.	tions must be made	an follows		DD4,	NIM-1 CONTACL	to TVT-6 contact	
	VD4,	TUT 6 contenti	as tonows.		003	8 (BD7)	28	
	VDO,	TVI-O COMBCI			DRI	9 (DB6)	29	
	VDZ,	0	US		DB1,	10 (D05)	30	
	VD1.	0	06		DBQ	11 (804)	31	
	VUW.	9	07			12 (003)	32	
		10	08			13 DB2)	33	
		11	09			14 (DB1)	34	
		12	010	20		15 (DB@)	35	
		10	011	30	+5V	Regulated +5-volt	(200-mA) power bus:	
	001	14 Display memory ship			should be neavy wi	re. From KIM-1 expan-		
15	CSI	Display memory chip	sion contact 21 or similar point to contact 36					
		tive logic OA combini	ed with TVT-6 chip se-			IN 1 V 1-6.		
10	000	Disclay moment able	ON KIM-1.	Mater Mild .		alex to a state of boards		
10	CSU	display memory chip	select source; enables	Note: KIM-	conver	sion consists of break	king one toil trace and	
		or contact 15 is low. Good to pin 12 of 115			tion to be broken ericipates as K1/15 1 -1111 Deuter (K1)			
		Un contact 15 is low.	Gues to pin 13 of 05	tion to be bi	oken orig	ginates as K@(pin 1 of	U4). Routing of Kølnat	
		nough Diz in Kim-	when displaying any	goes to me	mory chi	p select pin 13 of US	Inrough 012 should be	
		part of pages ou this	be broken	tomain inte	et Anu	intections, such as that	it to pin 1 of 016 should	
17	DEN	Decede enable: geor	low when Die oper	connoctor o	onlool K	(decodo opoblo) muel	be removed All withe	
17	DEN	Decode enable, goes	high when µr is oper-	connector c	Unitact N	(decode-enable) musi	t de removed. All wining	
		doing an active scan. Goes to KIM-1 Ap- plications contact K. Any external ground on applications contact K.		When KIM-1 is used without displaying video, it will behave nor- mally and transparently as long as TVT-6 is plugged in and ad- dresses 8000 kinguide DEEE are not used. To rectore KIM 1 oper-				
10 10 00		Address long to from	utesses out	UTEOU	In Orre ale not used.	To restore Kiw-T oper-		
10,19,20,	A10	drocene Aid AS	ation with [ther with 1 v 1-0 out of socker, of to use available addresses for				
21,22,23,	AIZ,	TITE Constanting	t to pip 17	the pip 17 is the KIM 1. Note that this tymestics is to be done only				
24, 25, 26,	A13,	Kill 1 nonto-to	to TVT 6 applants	when TUT (Cine CIN	fits consister. Luciump	iening is to be done only	
21	A14.	NIM-1 CONTACT	to i vi-o contact:	witch con	ha adda	d to perform the huma	nsn, a oput changeover	
	A15,	D (A17)	10	switch call	De aude	o to periorm the jump	ening, awitch positions	
	A5,	P (A12)	19	should be cl	langed c	iny when power is on.		

memory tap to the character generator and display circuit.

4. Create special software that will allow TVT-6 scanning.

All 16 address lines are used, assigned as shown in Fig. 6A for a 32-character/line system or as shown in Fig. 6B for a 64-character/line system. Address A15 is the horizontal sync pulse and the key to jumping to the new SCAN instruction. This pulse is followed in descending address order by the vertical sync (A14) and three lines (L4, L2, L1) that produce the "what row of dots do we want?" information for the character generator. The lower address lines are used to select a page of display memory and to select the character that goes into any particular horizontal and vertical location on the display.



Fig. 6. Bus definitions as used with the TVT-6. All 16 address lines are used as described in text.

DIRECT-VIDEO INPUT CONVERSION



small-screen solid-state TV receiver requires only two short lengths of shielded coaxial cable, as illustrated in the schematic. (Important Note: Do not use a hotchassis TV receiver! Make absolutely certain that the TV receiver you use is transformer powered from the ac line.) The conversion circuit shown here is for the Sears No. 562-50260500 (Sams Photofact No. 1565-1). Other TV receivers can be modified in a similar manner.

The data within the machine (see Fig. 6C) uses the lowest seven bits as ASCII character storage. This is arranged by putting the least-significant ASCII character bit in the least-significant data slot, and so on up through the more significant bits. The eighth data bit (DB7) is reserved for a cursor. If DB7 is a zero, a character is displayed, while if it is a one, a cursor box is optionally displayed.

The existing KIM-1 keypad can be used as an ASCII keyboard for many applications, particularly for setup and debugging. If you wish to add an external ASCII keyboard and encoder, connect it to the KIM-1's parallel interface A, following the assignments shown in Fig. 6D. The seven ASCII bits go to the seven low-order data lines, while PA7 is hard wired for a zero. The keypress, or strobe, signal from the keyboard must pull the IRQ (interrupt request line) to ground for 10 μ s to enter a character or machine command.

The truth table for PROM IC1 is shown in Fig. 1. This truth table stores the SCAN instruction, activated by addresses 8000 through DFFF. When IC1 is enabled, it causes the microprocessor's program counter to appear on the address lines for 32 or 64 consecutive scans that advance one count per microsecond. This automatically and sequentially addresses the display memory and produces exactly the data needed for a horizontal scan of TVT characters. The scan instruction runs at least twice as fast as the microprocessor normally moves, which is the key to TVT timing with a microprocessor.

The earphone jack in the circuit provides automatic changeover from normal receiver performance to video access. Correct bias is provided by TV output of the TVT-6. As an option, you can defeat the sound trap in the Sears TV receiver by lifting one end of capacitor C201.

To use the SCAN instruction, jump to a subroutine whose starting address is within the 8000 to DFFF range. For example, if you call JRS 8200, the SCAN instruction will deliver a horizontal sync pulse and initiate operation on the top row of characters, starting with the first character on page 2. After a selected 32

interrupt and reset vectors on the KIM-1 so that the operating system will work compatibly and properly with the new SCAN instruction.

There are many possible codings for the SCAN program with the limitation that the last address is a return-to-subroutine (RTS) instruction. The obvious choice of NOP or EA runs at only half speed and can't be used. Of the three dozen instructions that operate at full speed, the choice of LDY is the one that does not disturb the accumulator or its flags. This adds flexibility to other programs. The Y register can be viewed as a write-only memory in the SCAN software and we can think of the whole SCAN instruction as a group of double-speed fetch-butdon't-execute instructions. Theoretically, a 64-word PROM would be required for a 64-character line, but this can be overcome by ignoring address Ad and changing the PROM's address every second cycle of the machine.

Upstream Tap. The sCAN instruction will sequentially address 32 or 64 memory slots per horizontal scan line at a rate of one-per-clock cycle (1 μ s). These addresses are presented to the entire memory in the computer, including the memory to be displayed. However, during the display times, the SCAN instruc-



Fig. 7. Adding the upstream tap to the memory to be displayed.

or 64 characters, the scan instruction automatically jumps back to the main program.

The scan instruction can be viewed as a "portable subroutine" because it readily moves around to automatically output the correct page and character generator's row information, starting with an easily computed JSR address. Addresses above DFFF will not activate the scan instruction. This includes the tion and its PROM have control of the data bus so that the display memory (or anything else) cannot output information to the data bus.

The upstream tap is added as shown in Fig. 7. This tap is always outputting information to the character generator in the TVT-6. The output information is present even (and especially) when the display memory data bus drivers have been inactive. ♦