## 5082-7700 Series Seven Segment LED Display Applications

# 5082-7700 Series <br> Seven Segment LED Display Applications 

## INTRDDUCTIDN

The HP 5082.7700 series of LED displays are available in both common anode and common cathode configurations. The large $0.3^{\prime \prime}$ high character size generates a bright, continuously uniform seven segment display of both numeric and selected alphabetic information.
Designed for viewing distances of up to 10 feet, these single digit displays have been engineered to provide a high contrast ratio and a wide viewing angle,
The 7700 series utilizes a standard $0.3^{\prime \prime}$ dual-in-line package configuration that allows for easy mounting on PC boards or in standard IC sockets. Requiring a forward voltage of only 1.7 volts, the displays are inherently IC compatible, allowing for easy integration into electronic systems.
The 5082-7730 and the 5082-7731 are common anode displays employing a left hand or a right hand decimal point respectively. Typical applications would be found in electronic instrumentation, computer systems, and business machines. The $5082-7740$ is the common cathode version featuring a right hand decimal point for applications that include electronic calculators and business terminals such as credit card verifiers.
This Application Note begins with DC drive techniques and clrcuits. Next is an explanation of the strobe drive technique and the resultant increase in device efficiency. This is followed by general strobing circuits and some typical applications such as clocks, calculators and counters.
Finally, information is presented on general operating conditions, Including intensity uniformity, light output control as a function of ambient, contrast enhancement and device mounting.

## DC DRIVE

In DC or non-strobed drive the display is operated with each character continuously illuminated, usually with one decoder per character. This technique is commonly used for short character strings where the cost of the decoders for DC drive is less than that for the timing and drive circuits for strobed operation. The LEDs are more efficient when strobed; however, in DC operation the drivers need not hand le high current levels. The DC drive circuit for the common anode display is shown in Figure 1a. The current level, set here at 20 mA per
segment, is determined by the relation
$R=\frac{V_{C C}-V_{\text {LED }}-V_{C E}}{I_{\text {SEGMENT }}}$ where $\mathrm{V}_{\mathrm{CC}}=$ voltage supply potential, $V_{\text {LED }}=$ forward voltage of LED at ISEGMENT
$V_{C E}=$ "ON" voltage of segment switch.


Figure Ta. Direct Drive Circuit for the 5082-7730/7731 Common Anode Display.


Figure 1b. Direct Drive Circuit for the 5082-7740 Commen Cathode Display.

An analogous circuit is shown in Figure 1b for a common cathode DC drive system utilizing a cur. rent sourcing decoder/driver instead of a standard decoder/driver and external resistors.
See Table I for a list and comparative ratings of some of the commercially available seven segment decoder/driver circuits.

## STRDBING DRIVE CIRCUITS

In strobing, the decoder is timeshared among the digits in the display, which are illuminated one at a time. The digits are electrically connected with like segments wired in parallel. This forms an 8 ( 7 segments and decimal point) $\times \mathrm{N}$ (number of digits) array, In operation, the appropriate segment enable lines are activated for the particular character to be displayed. At the same time a digit enable tine is selected so that the character appears at the proper digit location. The strobe then progresses to the next digit position, activating the proper segments and digit enable line for that position.

Since the eye is a relatively slow sensor, a viewer will perceive as continuous a repetitive visual pheno mena which occurs at a rate in excess of about 60 events per second. Therefore, if the refresh rate for each digit is maintained at 100 times or more per second, the perceived display will appear flicker. free and easy to read. In dísplays subject to vibra tion, a minimum strobe rate of 5 times the vibration frequency should be maintained.
In addition to reducing the number of decoders and drivers, strobing requires less power than DC drive to achieve the same display intensity. This Is due to a basic property of GaAsP where luminous efficiency (light output/unit current) increases with the peak current level (see Figure 2a). Thus, for the same average current, use of lower duty cycles (and higher peak current levels) results in increased light output (see Figure 2b). For example, from


Figure 2a. Relative Efficiency (Luminous Intensity per Unit Current) versus Peak Current per Segment


Figure 2b. Typical Time Averaged Luminous Intensity per Segment versus Average Current

Figure 2b, a typical device operated at $10 \mathrm{~mA} D C$ would produce a luminous intensity of approxí mately 120 microcandelas. The same device operated at 50 mA peak, $20 \%$ duty cycle (as if in a 5 digit strobed display) will produce approximately 145 mod time averaged luminous intensity.
For common decoder/driver circuits, a series resistor is placed in each segment enable line to limit the light emitting diode current. They are placed in the segment enable lines to prevent uneven current distribution among segments, commondy referred to as "current hogging". The resistive current limiting approach for LEDs outlined above is com pact and easy to implement. However, the resistor consumes power.
Various techniques for driving LED displays from energy storage devices (such as inductors or capacitors) are quite practical though generally somewhat higher in cost and bulkier, However, power savings of as much as $50 \%$ over the resistive drive techniques are attainable. SCR switches may be attractive in circuits utifizing energy storage devices.
Figures 3 and 4 illustrate two possible memory buffer and display drive techniques used in strobed applications. Both memory techniques assume a bit parallel/character-serial data entry format. If the system memory is available to supply data to the decoder, the buffer portion of these circuits may be deleted.
Figure 3 depicts a 5 -digit strobed display employing a recirculating shift reglster memory. One shift register is used for each bit of the 4-bit BCD code. Four lines of data from the shift registers drive an SN7447A seven segment decoder. The value of the current fimiting resistors is calculated to provide 40 mA per segment peak drive current. The resis tor value may be calculated using the following formula:

$$
R=\frac{V_{C C}-V_{L E D}-V_{C E 1}-V_{C E 2}}{N I_{A V E}}
$$

where $\mathrm{VCC}=$ voltage supply potential, $V_{L E D}=$ forward voltage of LED at peak Isegment ( N Iave ), $\mathrm{V}_{\text {CE }}=$ = "ON" voltage of segment switch at peak ISEGMENT, $V_{C E 2}=$ "ON" voltage of digit switch at 8 times peak ISEGMENT, I IAVE $=$ desired average operating current per segment, and $N=$ number of digits in the display.
Data for each digit of the display is sequentially shifted to the OE output of the shift reglster by the display scan clock. The scan clock also drives an SN7496 shift register set up as a ripple scanner, The scan shift register outputs are buffered to source the 320 mA peak digit current. Data entry to the storage registers is controlled by the system clock of the data source. During data entry, the display is blanked and the scan shift register is reset to the


Figure 3. Five Digit Strobed Display with Recirculating Shift Register Memary.


Figure 4. Strobed Eight Digit Common Anode Display with Static Memory Buffer.
first digit position by a logic " 0 " at $\overline{D A T A} \bar{A}$ ENTER, The DATA SOURCE SYSTEM CL.OCK and the ex. ternal BCD tines are also enabled by DATA ENTER, The 5 digits of new data will be entered into the shift registers on each positive transítion of the system clock. After data entry, DATA ENTER is returned to a high state, and scanning begins as position "A" under control of the SCAN CLOCK.
Figure 4 depicts an eight digit strobed display employing a static $4 \times 8$ bit memory. Data from the memory buffer is selected by the read Ilnes under the control of the scan counter. This data is decoded by an SN7448 to drive the display segment lines. In this case the 80 mA per segment peak cur. rent is beyond the current sinking capability of any common decoder/driver so an output buffer transistor must be used, Current limiting resístor values are calculated as before. The digit scan counter uses a Signetics 8281 binary counter in the divide by 8 mode. Data entry to the memory buffer can occur simultaneously with data read and any one of the eight digits may be selected or written indepen dently.
The display length Illustrated in either of the above schemes may be changed by simply providing the additional memory requirements and extending the capacity of the digit scanner. Displays of up to 16 digits are practical,
Numerous manufacturers are now supplying transistor arrays and buffer drivers which offer the advantages of lower costs and improved packing densities over discrete segment and digit drivers. See Table If for a list of some of the presently available products. See Table III for other useful display circuíts.

## CALCULATORS

The display circuit for a 10 -digit calculator is given in Figure 5. A MOSTEK MK5010P single chip calculator circuit provides the calculating, decoding, and timing for a four function ( $+,-, x, \div$ ), 10-digit calculator. The displays are strobed at 100 mA peak on a 1 of 10 duty cycle. The Darlington segment drivers source 100 mA while the digit drivers sink 800 mA peak. The MOS output transistor connecting the output to $V_{S S}$ is "OFF' when the seg. ment (or digit) is to be activated. In this state, the pulldown resistor connected to VGG sinks the current necessary to turn on the PNP drive stage. When the MOS transistor is "ON", the 1 mA output current through the pull down resistor biases the PNP drive stage "OFF".
There are a variety of calculator chíps for 8,10 , and 12 -digit applications with varying voltage supply requirements and features. These include circuits from companies such as AMI, Cal Tex, MOSTEK, NORTEC, Rockwell Int'I., and TI. Output stages vary although the P.channel, open drain approach used in the MK5010P example is the most common.


Figure 5. Typical Single Chlp Calculator Círcuit.

## CLOCKS

Figures 6 and 7 depict the complete circuitry for 6 -character digital clocks using monolithic clock chips from two different manufacturers. Both clocks use the 60 Hz AC line as a time base and derive power from unregulated bridge rectifier power supplies.
Figure 6 illustrates a 6 digit clock circuit using the National Semiconductor NM53i4 clock chip. This chip uses a strobed technique with all scanning logic and memory buffers on board. Scan frequency is established by an external RC network and should be maintained between 60 Hz and 10 kHz . The values shown should generate approximately a 1 kHz scan rate. Each of the P channel MOS outputs is buffered to provide adequate drive current to the individual segment and digit enable lines.
Figure 7 illustrates a 6 digit clock radio circuit using the MOSTEK MK5010PAN clock chip and HP 5082-7740 common cathode displays. Since the MK5010P serles chips provide a $12.85 \%$ duty cycle digit enable, the component values shown will supply approximately 10 mA average or 77 mA peak current to each segment of the strobed display. The base inputs of the MPSA-13 segment drivers and the MPSU 45 digit drivers each have series current limiting resistors and pull-down resistors to limit maximum drain current and assure cut-off in the "OFF" state. In this circuit, the digit drive lines are multiplexed to accept input data for alarm set, time set, and other functions,


Figura 6. Strobed Orive for a Six Digit Clack.


Figure 7. Six Digit Clock Radio.

## COUNTERS

The strobe display circuit for a $41 / 2$ digit counter is shown in Figure 8 utilizing the 7730 common anode display (left hand decimal point) and the MOSTEK MK5007P four decade counter. Available in a 16-pin package, this circult is a less expensive version of the familiar MK5002P, and includes latches, decoding and multiplexing functions. In addition to counting, this circuit can be used with its internal clock for DVM, timer and other measuring applications. In this example, the MK5007P's BCD outputs are converted to a seven segment format by the SN7447A decoder/driver which can sink 40 mA per segment. A flip-flop is used to implement an overflow digit " 1 ", providing a $41 / 2$ digit display. The average light level of the display is controlled by two factors. First, R controls the peak current per segment, set here for 40 mA . The second factor is the duty cycle of the counter's SCAN INPUT signal. The internal multiplexing circuit for scanning the digits is triggered on the falling edge of the scan clock. While this signal is low, the segment and digit outputs are blanked.
Therefore, a duty cycle greater than $80 \%$ of the SCAN INPUT signal is desirable for efficient operation. In this circuit, use has been made of the MK5007P's internal scan clock; a timing capacitor at the SCAN INPUT sets the frequency. The MOS. TEK units can be cascaded for greater than 4 decades of readout. Similar circuits in function are

General Instrument's AY-5-4007 series, which have the additional festure of a 25 mA sourcing capability at each segment output line.
A DC drive circuit for a 5 digit counter is outlined in Figure 9. This combines the -7730 common anode display (left hand decimal point) with the TI SN74143, a 4-bit counter/latch/decoder having 15 mA constant current outputs. For applications requiring counting $u p$ to 12 MHz , the use of this circuit greatly reduces the component count (even the current limiting resistors are eliminated). The LATCH STROBE INPUT allows the display to operate in a data sampling mode while the counter continues to function. The BLANKING INPUT allows total suppression or intensity modulation of the display. The stored BCD data is available for driving other logic via the LATCH OUTPUTS $\left(Q_{A}, Q_{B}, Q_{C}, Q_{D}\right)$. For higher current drives, the SN74144 with its open-collector outputs can sink 25 mA per segment.

## INTENSITY UNIFORMITY

The 5082.7700 series devices are categorized for light output intensity to minimize the variation between digits or segments within a digit. Luminous intensity categories are designated by a letter located on the right hand side of the package. Display appearance will be optimized when a group of display digits uses devices from a single category.


Figure 8. Four and One-helf Digit Strobed Counter


## INTENSITY MODULATION

It is often desirable to vary the intensity of a display to provide improved readability under varying ambient lighting conditions. Intensity control can be achieved using either amplitude or pulse width modutation techniques. The latter is recommended for broad dynamic range of intensity control. Pulse width modulation offers the advantage of good tracking between segments as the intensity is decreased, and also allows the LEDs to operate with a high peak current where they are more efficient. Figures 10 and 11 illustrate two possible techniques of control.
In Figure 10 a monostable multivibrator is triggered by the scan clock. Photo resistor $R_{1}$ tracks with ambient light intensity and causes the monostable multivibrator to produce an output pulse width proportional to ambient lighting. This method will provide duty cycles ranging from approximately 20\% to 100\%.
Figure 11 depicts another intensity modulation technique. The scan clock input square wave is integrated by $R_{1}$ and $C_{3}$ to form a triangular wave. Ambient light is monitored by a phototransistor and an amplified output voltage proportional to ambient lighting is produced by $A_{1}$. These two signals are presented to the comparator $A_{2}$. The output of $A_{2}$ will be true only as long as the triangle wave voltage is greater than the ambient light signal. The LM311 amplifier used in this circuit can be replaced with any medium to high gain amplifier which will give adequate swing with a single 5 volt supply. This technique offers a 0 to $100 \%$ dynamic range of modulation.
In both of the above examples, the pulse width modulated signal is connected to the blanking input


Figure 10. Multivibrator Modułation Circult.


Figure 11. Wide Dynamic Range Intensity Control Circuit
of the display driver. The display duty cycle is then controlled by the modulated signal which is proportional to the ambient intersity. If the scan frequency is substantially greater or less than 1 kHz In either of the above circuits, timing and integrating component values will have to be changed to produce satisfactory results.

## CONTRAST ENHANCEMENT

The quality of the perceived display is a function not only of light intensity but also of contrast to the background. To improve display contrast, the
entire front surface of the display, except for the light emitting areas, is finished in a uniform flat black. The plastic encapsulant in the light emitting areas contains a red dye to further reduce the reflected ambient light. The display's background and the type of contrast enhancing filter used affect the display quality. Typically, PC board mounting and an Inexpensive red filter (e.g., Plexiglass 2423 or materials having similar transmission characteristics) are used. Under strobe drive conditions of $10 \mathrm{~mA} /$ segment average, the display is easily readable to distances of ten feet and will retain good contrast under relatively high ambient lighting conditions.
There are several additional contrast enhancing measures that can be implemented to allow lower display intensity and power levels. With respect to PC board design, keep as many metallized lines as possible out of the normal viewing area. These surfaces reduce contrast by reflecting ambient light. Whemever possible, the lines running to the displays should be placed out of sight on the board's back side. You can also hide metal traces by placing them beneath the display package. To minimize the light reflected from the PC board, the area surrounding the display can be darkened either through use of a screened black epoxy ink (e.g., WORNOW W.O.N black inkl or a black piece of material cut as a collar to fit around the display. Circular polarizing filters (such as Polaroid HRCP.red) or

3M Display Firm are particularly effective in enhancing contrast in high ambient light although they may be more expensive. Antiglare coatings are available from firms such as Panelgraphic Corp. to reduce front filter reflections. An antiglare surface finish may also be incorporated into the molds used to manufacture the filters.

## MOUNTING CONSIDERATIDNS

The 5082.7700 series devices are constructed utiliz. ing a lead frame in a standard DIP package. In addition to easy PC board mounting, the standard pin spacing of $0.100^{\prime \prime}$ between pins and $0.300^{\prime \prime}$ between pin rows allows use of the familiar 14 -pin IC sockets. See Table IV for a list of some of the available display sockets. The displays may be end-stacked as close as $0.400^{\prime \prime}$ center to center. The lead frame has an integral seating plame which holds the package approximately $0.035^{\prime \prime}$ above the PC board during standard solderimg and flux removal opera. tions. The devices can be soldered for up to 5 seconds at a maximum solder temperature of $230^{\circ} \mathrm{C}$ ( $1 / 16^{\prime \prime}$ below the seating plane). To optimize device performance, materials are used that are limited to certain solvents for flux removal. It is recommended that only Freon TE, Freon TE-35, Freon TF, Isopropanol, or soap and water be used for cleaning operations.

Note: See following pages for Tables I, II, III and IV.

Table I. Decoder/Driver Círcuits for Seven Segment Displays

| Mifnufacturer's Product No. | Vanutactikrer | Common Aunda or Commou Cathode | Ratod Maximam Output Currsut $[m \mathrm{~A}]$ | Othar Fanturas | Other <br> Misnufacturters |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7447 | Texas fnsm. | CA | 40 |  | Natloual Semi. Fairchild, Motarolà, Signetics |
| 7448 | Texas Instr, | CC | 4* |  | National Seml, Foirchlld, Motorols, Signatícs |
| 9307 | Fairchitd | CC | $5.6{ }^{\text {a }}$ |  |  |
| $9317 \mathrm{~B} / \mathrm{C}$ | Farrchild | CA | $40 / 20$ |  |  |
| 9357 | Fairchild | CA | 40 |  |  |
| 9368 | Fairehild | CC | 19** | Ouad Lalch |  |
| 9300 | Fsicchilat | CC | 50 |  |  |
| 9370 | Fairchild | CA | 25 | Quad latch |  |
| 9680 | Faírchild | CC | $5-50^{*}$ | Pgrnbl Current and Decima! Pr. Drive |  |
| MC 145:1 | Moterala | CC | 25 | CMOS |  |
| MC 4039 | Matorola | CA | 20 |  | \% |
| N8T5t B N8T59 8 | Siguetics | CA, CC |  | MOS Com patible Inputs |  |
| N8774 E N8T75 E | Signetics | CA, CC |  | Quad Iateh MOS Compalible Inpais |  |
| 8140 | Harris | CA | 40 | Quad iatch |  |
| 1001/1002 | SCS Microsystams | , | $120^{\prime}$ | Qubd larch, spare versions avaliable w/resistors on board | $8{ }^{*}$ |

"with exiernal pull-up ifastance "'constant zument supply " 'current limit resigtors on boand

Table II. Driver Arrays for LED Displays


Table III. Circuits for Seven Segment Displays

| Manufacturer and Prabuet No. | Description | Comments |
| :---: | :---: | :---: |
| Texas Instruments SV74143 | ACD Counter/4 Eit Latch/BCD. 7 Segment Decoder/ 15 mA Constant Curlent Driver | Ideat for Counting Appliçfions (7ime oI Irequency measurements, A D Converterss.). |
| SN74145 | BCD to Decimat Decooer (1 of 10 Decoder to <br> Díiver | Capable of simking 80 mA per the making it ideat For a digit scanner. |
| SN74144 | Same as SN74143 except output driver can sink up to 25 mA per line | *Nead current limiting resisteres sor each segment. |
| SN74142 | BCD Counter/4 Bit Latch/BCD to Decimal Decoder 1 I of 10 Decoder) Driver | Useful for digit scanner. Need only a cleck signal since counter is in circuit. |
| National 8551 <br> TI SN74173 <br> Signatles 8710 | Tri-State Ouad Latehés <br> (Also knowne as ", Bus Buffers") | Allows bussing of data lines eliminating numerous gares. |
| Mostek WiK5002, 5007. 5005 | 4 Decade Counter/BCD-7 Segment Decodel/ 4 Digit Scanneı in 1 packáge, 3 options | Provides all counting and timing signals loo a 4 Decade Surobed Counter Diśpiay \{can be end stacked for 8 decades. . . . . 1 |
| Gi A.Y-5-4007 Series | 4 Decade Counter/BCD-7 Segment Decoder! <br> 4 Dígit Scanner纸ED Díver | Similar in function to Mostek 5002 series but adds 25 mA LED drlvers foi strobed display. |

Table IV. 14 Pin DIP Sockets for 7700 Series Displays

| Vanufacturér and Product No. | Termination | Description |
| :---: | :---: | :---: |
| Amphenol-Barnes |  |  |
| 821.20011 .144 | Solder | Nylon, Low Protile |
| 821.20013.144 | mire Wrap | Nyton, Low Profile |
| 821.25011 .144 | Solder | Fulll Sized Body |
| 829.25012.144 | Wire Wrap | Futl Sized Eady |
| Augut 314 AG50:2R | Augut | Full Sized, Phema |
| Cinch |  |  |
| 34.W-DIP | Wira Wiap | kow Profile, Nyion |
| 14.DiP | Soeket | Phenolía |
| Cambion |  |  |
| 3777.01.0312 | Solder | Nyton |
| 3897.01 .0316 | Wire Wrap | DAP Plastic |

