# Instrumentation: Sensors to A/D Converters 

Ron Mancini

### 12.1 Introduction

The typical transducer measurement system block diagram is shown in Figure 12-1. The transducer is the electronic system's interface with the real world, and it issues data about a variable. The transducer converts the data into an electrical signal adequate for processing by the circuitry that follows the transducer. Bias and excitation circuitry does the care and feeding of the transducer, thus this circuitry provides offset voltages, bias currents, excitation signals, external components, and protection that is required for the transducer to operate properly. The output of the transducer is an electrical signal representing the measured variable.


Figure 12-1. Block Diagram of a Transducer Measurement System
The variables that must be measured are determined by the customer's application, and the measured variable normally dictates the transducer selection. If the measured variable is temperature, then some sort of temperature sensing transducer must be employed, and the range of temperatures to be measured or the accuracy of the measurement is the primary factor influencing temperature transducer selection. Notice that the electrical output of the transducer is not a major concern at this point in the transducer selection. The transducer's electrical output is always a consideration, although picking the right transducer for the job is the primary goal. The correct transducer for the job can have an $\Omega /{ }^{\circ} \mathrm{C}$ change, $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ change, or $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ change. All transducers have offset voltages or currents, and they can be referenced to ground, either power supply rail, or some other voltage. The selection of the transducer is out of circuit designer's hands; thus, the circuit designer must accept what the application demands.

The ADC selection is based on several system criteria such as resolution, conversion speed, power requirements, physical size, processor compatibility, and interface structure. The ADC must have enough bits to obtain the resolution required by the accuracy specification. The formula for calculating the resolution of an ADC is given in Equation $12-1$ where $n$ is the number of significant bits contained in the ADC.

$$
\begin{equation*}
\text { RESOLUTION = } 2^{n} \tag{12-1}
\end{equation*}
$$

Some confusion exists about the word bits because the same word is used for binary bits and significant bits. Binary bits are ones and zeros used to calculate binary numbers; for example, a converter with 8 different digital states has 8 significant bits and $2^{n}=256$ binary bits (see Figure 12-2). The voltage value of a single bit, called a least significant bit (LSB), is calculated in Equation 12-2.

8-bit Converter


Number of Binary Bits $=2^{n}=2^{8}=256$

Figure 12-2. Significant Bits versus Binary Bits

$$
\begin{equation*}
\mathrm{LSB}=\frac{\mathrm{FSV}}{2^{n}} \tag{12-2}
\end{equation*}
$$

FSV is the full-scale voltage of the converter in volts; hence, a 12-bit converter FSV = 10 volts has an LSB equal to $10 / 2^{12}=2.441406 \mathrm{mV} / \mathrm{bit}$. In an ADC, an LSB is the maximum voltage change required to for a one-bit output change, and in an ADC an LSB is defined as LSB $=\mathrm{FSV} /\left(2^{n}-1\right)$.

Conversion speed is not critical in temperature measurement applications because temperature changes occur at slow rates. Directional control in a rocket traveling at Mach 2 happens much faster than temperature changes, so conversion speed is an important factor in rocket applications. The speed of an ADC is generally thought of as the conversion time plus the time required between conversions, and conversion speed dictates the converter structure. When conversion speed is a primary specification a flash converter is used, and flash converters require low impedance driving circuits. This is an example of a converter imposing a specification requirement, low output impedance, on the driving amplifier.

The system definition specifies the voltages available for design and the maximum available current drain. Some systems have multiple voltages available, and others are limited to a single voltage. The available voltage impacts the converter selection. Size, processor compatibility, and interface structure are three more factors that must be considered when selecting the ADC. The available package that the converter comes in determines what footprint or size that the converter takes on the printed circuit board. Some applications preclude large power-hungry ADCs, so these applications are limited to recursive or $\Sigma \Delta$-type ADCs. The converter must be compatible with the processor to preclude the addition of glue logic; thus, the processor dictates the ADC's structure. This defines the interface structure, sometimes the ADC structure, and the ADC timing.

Notice that the amplifier designer has not been consulted during this decision process, but in actuality, the systems engineers do talk to the amplifier designers if only to pacify them. The selection of the ADC is out of circuit designer's hands; thus, the circuit designer must accept what the application demands.

There are many different transducer/ADC combinations, and each combination has a different requirement. Although they may be natural enemies, any transducer may be coupled with any ADC, thus the amplifier must make the coupling appear to be seamless. There is no reason to expect that the selected transducer's output voltage span matches the selected ADC's input voltage span, so an amplifier stage must match the transducer output voltage span to the ADC input voltage span. The amplifier stage amplifies the transducer output voltage span and shifts its dc level until the transducer output voltage span matches the ADC input voltage span. When the spans are matched, the transducer/ ADC combination achieve the ultimate accuracy; any other condition sacrifices accuracy and/or dynamic range.

The transducer output voltage span seldom equals the ADC input voltage span. Transducer data is lost and/or ADC dynamic range is not fully utilized when the spans are unequal, start at different dc voltages, or both. In Figure 12-3 (A), the spans are equal (3 V ), but they are offset by 1 V . This situation requires level shifting to move the sensor output voltage up by one volt so the spans match. In Figure 12-3 (B), the spans are unequal ( 2 V and 4 V ), but no offset voltage exists. This situation requires amplification of the sensor output to match the spans. When the spans are unequal ( 2 V versus 3 V ) and offset $(1 \mathrm{~V})$, as is the case in Figure $12-3(\mathrm{C})$, level shifting and amplification are required to match the spans.


Figure 12-3. Example of Spans That Require Correction
The output span of the transducer must be matched to the input span of the ADC to achieve optimum performance. When the spans are mismatched either the transducer output voltage does not fit into the ADC input span thus losing sensor data, or the transducer output voltage does not fill the ADC input span thus losing ADC accuracy. The latter situation requires an increase in ADC dynamic range (increased cost) because a higher bit converter must be used to achieve the same resolution. The best analog circuit available for matching the spans is the op amp because it level shifts and amplifies the input voltage to make the spans equal. The op amp is so versatile that it shifts the signal's dc level and amplifies the input signal simultaneously.
A similar but different problem exists in the digital to analog converter (DAC) to actuator interface. The DAC output voltage or current span must match the actuator input voltage span to achieve maximum performance. The procedure for matching the DAC output span to the actuator input span can be quite different from the procedure for matching the transducer output span to the ADC input span. Transducer outputs are usually low-level signals, thus care must be taken to preserve their signal to noise ratio. Actuator input signals may require significant power, thus robust op amps are required to drive some actuators.

The system specifications eventually determine the transducer, ADC, and analog circuit specifications. System specifications are seen as absolute specifications; they must be met for the design to function in a satisfactory manner. Component specifications are divided into several categories; absolute maximum ratings (AMR), guaranteed minimum/ maximum specifications ( $\mathrm{V}_{\text {MAX }}$ or $\mathrm{V}_{\text {MIN }}$ ), typical specifications $(\mathrm{V})$, and guaranteed but not tested specifications (GNT).

If any of the device parameters are taken beyond the AMR, the device can be destroyed (expect destruction). The manufacturer guard bands the AMR to guarantee safety and quality, and you should guard band the AMRs, too. Typical specifications are the most appealing, but throw them out because they are meaningless in most cases. In the vast majority of cases the typical specifications are not related to meaningful data; rather, they are marketing dreams. Never design with typical specifications unless you are in the habit of designing with meaningless data or have a good reason for believing that typical is close to reality. A violation of this rule is a specification like output voltage swing that de-
pends heavily on test conditions such as the value of the load resistor. When the load resistance is much higher than that specified for the test condition, the output voltage swing is closer to the typical rather than the guaranteed specification. The laws of physics guarantee this truth, but the amount of extra voltage swing that is achieved is hard to calculate.

Guaranteed min/max specifications define the limits of a parameter. The parameter will always exceed the minimum value, and it will never exceed the maximum value. The guaranteed $\mathrm{min} / \mathrm{max}$ specifications are your design specifications. Guaranteed but not tested (GNT) specifications are usually applied to parameters that are very expensive to test. The manufacturer either tests some other parameter related to the specification or they sample test each lot to insure compliance. GNT specifications are design specifications. There is a fifth specification called guaranteed by design (GBD), and if they are not critical specifications, GBD is a useful design specification.

All specifications have conditions associated with testing. They specify ambient temperature, supply voltage, test signals, test loads, and other conditions, and they define how the measurements are made. Inspect the test conditions carefully; an op amp that specifies a $5-\mathrm{V}$ output swing with a $50-\Omega$ load is much more capable of driving a load than an op amp that specifies a $5-\mathrm{V}$ output swing with a $10-\mathrm{k} \Omega$ load. Beware, you assume the risk of a parameter being out of specification when you use devices at conditions other than the test conditions.

An error budget is a logical and orderly method of tabulating errors, and it helps the designer keep track of the errors by error sources. Meeting the system specifications translates into minimizing errors, choosing components with acceptable errors, and canceling or eliminating errors when possible. The error budget is first applied to the ADC and transducer because they are the components that the designer has the least control over. When these two error budgets are combined and subtracted from the system error allowance the result is the error allowance for the amplifier and peripheral circuits. The designer must choose components and design wisely to stay within the error allowance, or the system specifications are not met.

Sometimes the systems specifications can't be met, and this fact is greeted with moans, name calling, and finger pointing. The error budgets are the design engineer's only defense against subjective accusations. The error budgets document the design trail, and they show where changes need to be made to do the best job possible. It is very hard to maintain an error budget because errors must be converted to equivalent units (volts, bits, or amps), and the impact of the error term may not be calculable at that point in the design. When this situation occurs, tabulate the error terms in a table and calculate their effect later in the design process.

This chapter teaches the designer how to characterize the transducer and ADC, how to determine amplifier and design specifications through the use of error budgets, and how to complete circuit design. The equations developed in this chapter are not nearly as important as the design philosophy.

### 12.2 Transducer Types

This is not a treatise on transducers, but an appreciation for the many different types of transducers gives a feel for the extent and complexity of the transducer characterization problem (following section). The variety of electrical output that transducers offer loosely groups transducers. Various types of transducer outputs are resistive, optical, ac-excited, junction voltage, and magnetic, and each of these outputs must be converted to an electrical signal that can be amplified to fit the input span of an ADC. There are excellent references ${ }^{1}$ that deal with transducer characterization, but the transducer manufacturer should be your first source of reference material.

The transducer manufacturer publishes data similar to that contained in an IC data sheet, and they take the same liberties with typical specifications that the IC manufacturers do. Sort through the data to determine the meaning of the various specifications, and then pay special attention to the test conditions that prevailed when the data was gathered. Look for application notes that show transducer excitation, bias, or interface circuits. Search several manufacturers for similar information because nobody manages to cover every aspect of a design

Some transducers such as strain gages, thermistors, RTDs, and potentiometers sense a change in resistance $(\Delta R)$. The $\Delta R$ sensing devices are used in at least three circuit configurations; the voltage divider, current excited, and Wheatstone bridge circuits shown in Figures 12-4, 12-5, and 12-6. The transducer resistance is $R_{T}$, and the change in transducer resistance caused by a change in the measured variable is $\Delta R$.


Figure 12-4. Voltage Divider Circuit for a Resistive Transducer
The voltage divider circuit uses a stable reference voltage to convert the transducer resistance into voltage, and its output voltage is given in Equation 12-3.

$$
\begin{equation*}
V_{\text {OUT }}=V_{\text {REF }} \frac{\Delta R+R_{T}}{\Delta R+R_{T}+R_{1}} \tag{12-3}
\end{equation*}
$$

If $R_{1}$ is comparable in value with $R_{T}$, the circuit has very low sensitivity because the circuit must measure a small change in resistance in the presence of a large resistance. When
the bias resistor, $R_{1}$, is selected as a large value, $V_{\text {REF }}$ and $R_{1}$ act as a current source, and the transducer resistance can be neglected in the calculations thus yielding Equation $12-4$. When $R_{1} \gg\left(R_{T}+\Delta R\right)$ Equation 12-3 reduces to Equation 12-4.

$$
\begin{equation*}
\mathrm{V}_{\text {OUT }}=\frac{\mathrm{V}_{\mathrm{REF}}}{\mathrm{R}_{1}}\left(\Delta \mathrm{R}+\mathrm{R}_{\mathrm{T}}\right) \tag{12-4}
\end{equation*}
$$

Equation $12-5$ is the equivalent of Equation 12-4, and it is obtained by exciting the transducer with a bias current as shown in Figure 12-5. The bias current can be made very accurate by employing op amps in a current source configuration as shown in Figure $12-6$, thus the approximation $R_{1} \gg\left(R_{T}+\Delta R\right)$ need not enter the calculations.


Figure 12-5. Current Source Excitation for a Resistive Transducer


Figure 12-6. Precision Current Source

$$
\begin{equation*}
V_{\text {OUT }}=I\left(\Delta R+R_{T}\right) \tag{12-5}
\end{equation*}
$$

The Wheatstone bridge shown in Figure 12-7 is a precision device used to measure small changes in resistance. One leg of the bridge is made up of a voltage divider consisting of equal stable resistors ( $R_{1}$ and $R_{2}$ ) and the reference voltage. When $R_{X}$ and $\Delta R$ equal zero, $R_{T X}$ is selected equal to $R_{T}$. As the transducer resistance changes $\Delta R$ assumes
some value, and $R_{X}$ is switched until the bridge output voltage nulls to zero. At this point the value of $\Delta R$ is read from the $R_{X}$ dial. Bridge circuits are used to convert resistive transducer values to dial readings, but there are methods of using transducers in bridge circuits that yield a voltage change proportional to the resistance change. The bridge circuit has a high output impedance, thus op amps configured in an instrumentation configuration (both inputs are equal high resistances) must be used to amplify the output voltage from bridge circuits.


Figure 12-7. Wheatstone Bridge Circuit
The three most popular optical transducers are the photoconductive cell, the photodiode and the photovoltaic cell. The photoconductive cell acts like a light sensitive resistor, thus one of the circuits shown in Figures 12-4, 12-5, or 12-7 that convert resistance changes to voltage is used in photoconductive cell applications. The photodiode is a very fast diode with a small output current, and the circuit shown in Figure 12-8 is used to convert current to voltage. The photodiode is reversed biased with a constant voltage, so the photodiode terminating voltage stays constant thus maintaining linearity. The photodiode amplifier output voltage equation is Equation 12-6.


Figure 12-8. Photodiode Amplifier

$$
\begin{equation*}
V_{\text {OUT }}=I_{D} R_{F} \tag{12-6}
\end{equation*}
$$

The phototransistor has a junction that is light sensitive, and the junction has a transparent cover so that it can sense ambient light. The collector-base junction of the transistor is reverse biased, and normal transistor action takes place with the ambient light induced base current taking place of the normal base current (see Figure 12-9).


Figure 12-9. Phototransistor Amplifier
The photovoltaic or solar cell circuit is shown in Figure 12-10. The circuit zero-biases the cell for minimum leakage current, and the cell's output current is a linear function of the area exposed to light. When the photovoltaic cell is properly masked and evenly flooded with light, it operates as a linear distance transducer (see Figure 12-10 and Equation 12-6).


Figure 12-10. Photovoltaic Cell Amplifier
AC-excited transducers are usually used to make motion and/or distance sensors. In one type of ac-excited transducer, a stationary winding is excited with an ac current, and another winding is moved past the stationary winding inducing a voltage in the second winding. In a well-designed transducer, the induced voltage is proportional to distance, hence the output voltage is proportional to distance. Another ac-excited transducer uses two plates; one plate is excited with an ac current, and the other plate is ground. An object coming near the excited plate changes the capacitance between the plates, and the result is an output voltage change.

Resolvers and synchros are position transducers that indicate position as a function of the phase angle between the exciting signal and the output signal. Resolvers and synchros normally are multiple-winding devices excited from two or more sources. They indicate position very accurately, but their special circuitry requirements, cost, and weight limit them to a few applications such as airfoil control surfaces and gyros.

AC-excited transducers require a rectifier circuit to make the output voltage unipolar prior to integration. Coarse transducers use a diode or diode bridge to rectify the output voltage, but diodes are not adequate for precision applications because their forward voltage drop is temperature sensitive and poorly regulated. The diode problems are overcome through the use of feedback in the active full wave rectifier circuit shown in Figure 12-11. An integrating capacitor, C , is added to the circuit so the output voltage is a dc voltage proportional to the average voltage value of the input voltage.


Figure 12-11. Active Full-Wave Rectifier and Filter
Semiconductor or wire junctions (thermocouples) are often used as temperature transducers because there is a linear relationship between temperature and output voltage over a restricted temperature range. Thermocouples have small voltages varying from $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ to $\mathrm{mV} /{ }^{\circ} \mathrm{C}$, and they normally are configured with thermistors and zeroing resistors in the output circuit. Thermocouples have small output voltages and high output resistance, thus a special op amp called an instrumentation amplifier is required for thermocouple amplification. An instrumentation amplifier has very high and equal input impedances, thus they don't load the input signal source.

Semiconductor junctions have a nominal temperature coefficient (TC) of $-2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$. The TC is linear, but it varies from diode to diode because of manufacturing techniques, semiconductor materials, and bias currents. In a well-controlled application where thermal mass is insignificant, semiconductor junctions make excellent temperature transducers. The junction effect is so stable and linear that commercial temperature transducers have become available in a single IC.

Magnetic fields can be sensed by the Hall effect, and special semiconductors called Halleffect sensors have been developed to sense magnetic fields. Current is passed through
the semiconductor in a direction perpendicular to the magnetic field. A pair of voltage pick off leads is placed perpendicular to the direction of current flow, and the output voltage is proportional to the magnetic field strength. The manufacturing process for Hall effect transducers is a standard semiconductor manufacturing process, so Hall effect transducers are offered for sale as transistors or ICs.

### 12.3 Design Procedure

A step-by-step design procedure that results in the proper op amp selection and circuit design is given below. This design procedure works best when the op amp has almost ideal performance, thus the ideal op amp equations are applicable. When nonideal op amps are used, parameters like input current affect the design, and they must be accounted for in the design process. The latest generation of rail-to-rail op amps makes the ideal op amp assumption more valid than it ever was.

No design procedure can anticipate all possible situations, and depending on the op amp selected, procedure modifications may have to be made to account for op amp bias current, input offset voltage, or other parameters. This design procedure assumes that system requirements have determined the transducer and ADC selection and that changing these selections adversely impacts the project.

1) Review the system specifications to obtain specifications for noise, power, current drain, frequency response, accuracy, and other variables that might affect the design.
2) Characterize the reference voltage including initial tolerances and drift.
3) Characterize the transducer to determine its salient parameters including output voltage swing, output impedance, dc offset voltage, output voltage drift, and power requirements. These parameters determine the op amp's required input voltage range ( $\mathrm{V}_{\mathrm{IN} 1}$ to $\mathrm{V}_{\mathrm{IN} 2}$ ), and input impedance requirements. The offset voltage and voltage drift are tabulated as errors. At this point it is assumed that the selected op amp's input voltage span is greater than the transducer's output voltage excursion. Design peripheral circuits if required.
4) Scrutinize the ADC's specification sheet to determine it's required input voltage range because this range eventually sets the op amp's output voltage swing requirement ( $\mathrm{V}_{\text {OUT } 1}$ to $\mathrm{V}_{\text {OUT2 }}$ ). Determine the ADC's input resistance, input capacitance, resolution, accuracy, full-scale range, and allowable input circuit charge time. Calculate the LSB value.
5) Create an error budget (in bits) for the transducer and ADC. Use the transducer/ ADC error budget to determine the value and range of the critical op amp parameters. Select an op amp, and justify the selection by creating an error budget for the op amp circuit.
6) Scan the transducer and ADC specifications, and make a set of analog interface amplifier (AIA) specifications
7) Complete the AIA circuit design.
8) Build the circuit, and test it.

### 12.4 Review of the System Specifications

The power supply has only one voltage available, and that voltage is $5 \mathrm{~V} \pm 5 \%=5 \mathrm{~V} \pm 250$ mV . The power supply is connected with the negative terminal at ground and the positive terminal at $\mathrm{V}_{\mathrm{CC}}$. This is not a portable application, thus the allowed current drain, 50 mA , is adequate for the job. No noise specifications are given, but the proposed power, ground, and signal traces are being done on high-quality circuit board material with planes and good size copper. A system of this quality should experience no more than 50 mV of noise on the logic power lines and 10 mV of noise on the analog power lines.

This is a temperature measuring system that requires updates every 10 seconds. Clearly, ADC conversion speed or input charging rate is not cause for consideration. The low conversion speed translates into lower logic speed, and slow logic means less noise generated. The temperature transducer is located at the end of a three-foot long cable, so expect some noise picked up by the cable to be introduced into the circuit. Fortunately, the long time between ADC conversions enable extensive filtering to reduce the cable noise.

The system accuracy required is 11 bits. The application measures several parameters so it is multiplexed, and a TLV2544 12 bits resolution ADC has been selected. The temperature transducer is a diode, and the temperature span to be measured is $-25^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$. The ambient temperature of the electronics package is held between $15^{\circ} \mathrm{C}$ to $35^{\circ} \mathrm{C}$.

### 12.5 Reference Voltage Characterization

A reference voltage is required to bias the transducer and act as a reference voltage for the analog interface amplifier (AIA). Selecting a reference with a total accuracy better than the accuracy specification ( 11 bits) does not guarantee meeting the system accuracy specification because other error sources exist in the design. Resistor tolerances, amplifier tolerances, and transducer tolerances all contribute to the inaccuracy, and the reference can't diminish these errors. The quandary here is a choice between an expensive reference and expensive accurate components, or an adjustment to null out initial errors. This quandary boils down to which is the lesser of two evils; expensive components or the expense of an adjustment.

System engineering has decided that they want the adjustment, so the reference does not have to have 11-bit accuracy. A TL431A voltage reference is chosen for the design. The output voltage specification at $25^{\circ} \mathrm{C}$ and $10-\mathrm{mA}$ bias current is $2495 \mathrm{mV} \pm 25 \mathrm{mV}$. This
reference has a temperature drift of 25 mV over $70^{\circ} \mathrm{C}$, and this translates to 7.14 mV drift over a $20^{\circ} \mathrm{C}$ temperature range. There is another drift caused by the cathode voltage change, and this drift is $2.7 \mathrm{mV} / \mathrm{V}$. The supply voltage regulation is 0.5 V , but much of this tolerance is consumed by the initial tolerance and wiring scheme, so the less than 0.1 V is due to regulator drift. The total drift is $7.14 \mathrm{mV}+0.27 \mathrm{mV}=7.41 \mathrm{mV}$. This yields a total drift of $0.3 \%$ maximum. The amplifier usually uses a fraction of the reference voltage, so the final AIA will not drift the full $0.3 \%$.

### 12.6 Transducer Characterization

The temperature transducer is a special silicon diode that is characterized for temperature measurement work. When this diode is forward biased at $2.0 \mathrm{~mA} \pm 0.1 \mathrm{~mA}$ its forward voltage drop is $0.55 \mathrm{~V} \pm 50 \mathrm{mV}$, and its temperature coefficient is $-2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$. The wide acceptable variation in bias current makes this an easy device to work with. The circuit for the bias calculations is shown in Figure 12-12.


Figure 12-12. Reference and Transducer Bias Circuit
The current through $R_{B 1}$ is calculated in Equation 12-7. Remember, the reference must be biased at 10 mA , and the transducer must be biased at 2 mA .

$$
\begin{equation*}
I=I_{\text {REF }}+I_{D}=10+2=12 \mathrm{~mA} \tag{12-7}
\end{equation*}
$$

The value of $R_{B 1}$ is calculated in Equation 12-8, and the value of $R_{B 2}$ is calculated in Equation 12-9.

$$
\begin{align*}
& R_{B 1}=\frac{V_{+5}-V_{\text {ref }}}{I}=\frac{5-2.495}{12}=208 \Omega  \tag{12-8}\\
& R_{B 2}=\frac{V_{\text {ref }}}{I_{D}}=\frac{2.495}{2}=1247 \Omega \tag{12-9}
\end{align*}
$$

Both resistors are selected from the list of $1 \%$ decade values, thus $R_{B 1}=210 \Omega, 1 \%$, and $R_{B 2}=1240 \Omega, 1 \%$. The resistor values have been established, so it is time to calculate
the worst case excursions of $I_{D}$ (Equations 12-10 and 12-11). The resistors are assumed to have a $2 \%$ tolerance in these calculations. The extra $1 \%$ allows for temperature changes, vibration, and life. Three percent tolerances would have been used if the electronics' ambient temperature range were larger.

$$
\begin{align*}
& \mathrm{I}_{\mathrm{D}(\mathrm{MIN})}=\frac{\mathrm{V}_{\mathrm{REF}(\mathrm{MIN})}}{\mathrm{R}_{\mathrm{B} 2(\mathrm{MAX})}}=\frac{2.47-0.025-0.007}{1.02(1.24)}=1.93 \mathrm{~mA}  \tag{12-10}\\
& \mathrm{I}_{\mathrm{D}(\mathrm{MAX})}=\frac{\mathrm{V}_{\mathrm{REF}(\mathrm{MAX})}}{\mathrm{R}_{\mathrm{B} 2(\mathrm{MIN})}}=\frac{2.52-0.025-0.007}{0.98(1.24)}=2.10 \mathrm{~mA} \tag{12-11}
\end{align*}
$$

The bias current extremes do not exceed the transducer bias current requirements, so the transducer will meet the specifications advertised. The converter is 12 bits and the full-scale voltage is assumed to be 5 V , so the value of an LSB is calculated in Equation 12-12. The nominal transducer output voltage is 550 mV at an ambient temperature of $25^{\circ} \mathrm{C}$. At $-25^{\circ} \mathrm{C}$, the transducer output voltage is $550 \mathrm{mV}+\left(-2 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right)\left(-50^{\circ} \mathrm{C}\right)=650 \mathrm{mV}$. At $125^{\circ} \mathrm{C}$, the transducer output voltage is $550 \mathrm{mV}+\left(-2 \mathrm{mV}{ }^{\circ} \mathrm{C}\right)\left(75^{\circ} \mathrm{C}\right)=400 \mathrm{mV}$. This data is tabulated in Table 12-1.

$$
\begin{equation*}
\mathrm{LSB}=\frac{\mathrm{FSV}}{2^{\mathrm{N}}}=\frac{5}{2^{12}}=1.22 \mathrm{mV} \tag{12-12}
\end{equation*}
$$

## Table 12-1. Transducer Output Voltage

| TRANSDUCER <br> TEMPERATURE | TRANSDUCER <br> OUTPUT VOLTAGE | ANALOG INTERFACE <br> AMPLIFIER INPUT VOLTAGE |
| :---: | :---: | :---: |
| $-25^{\circ} \mathrm{C}$ | 650 mV | $\mathrm{V}_{\mathrm{IN} 1}=650 \mathrm{mV}$ |
| $25^{\circ} \mathrm{C}$ | 550 mV | 550 mV |
| $100^{\circ} \mathrm{C}$ | 400 mV | $\mathrm{V}_{\mathrm{IN} 2}=400 \mathrm{mV}$ |

The steady state ( $\mathrm{V}_{\mathrm{TOS}}$ ) offset voltage is $\pm 50 \mathrm{mV}$, thus transducer output voltage $\left(\mathrm{V}_{\mathrm{TOV}}\right)$ ranges from 350 mV to 700 mV . The offset voltage is stripped out by the adjustments in the AIA, so it is not of any concern here. $\mathrm{V}_{\text {TOS }}$ spans 100 mV , thus it is a $100 \mathrm{mV} / 1.22 \mathrm{mV} /$ bit $=82$ bit error unless it is adjusted out.

The output impedance of the transducer is equivalent to the resistance of a forward biased diode (Equation 12-13).

$$
\begin{equation*}
R_{D}=\frac{26}{l}=\frac{26}{2}=13 \Omega \tag{12-13}
\end{equation*}
$$

At this stage of the design there are two parameters that influence the accuracy of the measurement, and they are the temperature coefficient of the transducer and the output
impedance of the transducer. The temperature transducer has been biased correctly, thus its temperature coefficient should be the advertised value of $-2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$. The output impedance of the transducer forms a voltage divider with the input resistance of the AIA, but this error can't be calculated until the AIA is selected. The final transducer error contribution is that portion of the $\mathrm{V}_{\text {TOS }}$ that can't be adjusted out, and this error is determined during the AIA design.

### 12.7 ADC Characterization

This particular ADC was selected because it has a multiplexer and it enables different modes of operation. The temperature measurement is done in the single-shot mode because this mode allows the user to set the charge time at the input to the converter. During charging, the ADC's input resistance is low, but after the ADC input is charged the input resistance rises to $20 \mathrm{k} \Omega$. This high input resistance does not load the AIA output circuit, thus the AIA achieves full rail-to-rail output voltage swing.

The internal reference is used in this application, and the reference sets the input voltage span required to obtain full accuracy for the ADC. Using the internal reference, the input voltage span is 0 V to 4 V . The offset voltage ( $\mathrm{V}_{\mathrm{ADCOS}}$ ) is $\pm 150 \mathrm{mV}$, and the voltage drift is $40 \mathrm{PPM} /{ }^{\circ} \mathrm{C}$. The voltage drift over the full temperature range is $40 \mathrm{PPM} /{ }^{\circ} \mathrm{C}\left(20^{\circ} \mathrm{C}\right)=800$ PPM. There are 244 PPM/LSB in a 12-bit converter, so the drift voltage error is 800/244 $\approx 4$ bits error.

The ADC output is full scale (all bits 1) when the input voltage is 4 V , and it is zero (all bits 0 ) when the input voltage is 0 V . This data is tabulated in Table 12-2. Because the full scale output voltage has changed to 4 volts the LSB is calculated to be $4 /\left(2^{12}\right)=976.6 \mu \mathrm{~V} / \mathrm{bit}$.

Table 12-2. ADC Input Voltage

| ADC INPUT <br> VOLTAGE | DIGITAL OUTPUT | ANALOG INTERFACE <br> AMPLIFIER OUTPUT VOLTAGE |
| :---: | :---: | :---: |
| 0 V | 000000000000 | $\mathrm{~V}_{\text {OUT1 } 1}=0 \mathrm{~V}$ |
| 4 V | 11111111111 | $\mathrm{~V}_{\text {OUT2 }}=4 \mathrm{~V}$ |

### 12.8 Op Amp Selection

It is time to select the op amp, and the easiest way to do this is to list the known specifications or requirements, list a candidate op amp's specifications, and calculated the projected error that the candidate op amp yields.

## Table 12-3. Op Amp Selection

| DESIGN <br> SPECIFICATION | ESTIMATED VALUE | CANDIDATE OP AMP: <br> TLV247X |
| :---: | :---: | :--- |
| $\mathrm{R}_{\text {IN }}$ | $10^{6}(13) \Omega$ | $10^{12} \Omega$ |
| $\mathrm{~V}_{\text {TOV }}$ | 350 mV to 700 mV | -0.2 V to 5.2 V |
| $\mathrm{R}_{\text {OUT }}$ |  | $1.8 \Omega$ |
| $\mathrm{~V}_{\text {INADC }}$ | 0 V to 4 V | 0.15 V to 4.85 V |
| $\mathrm{~V}_{\text {OS }}$ | - | 2.2 mV |
| $\mathrm{I}_{\mathrm{B}}$ | - | 100 pA |
| $\mathrm{V}_{\mathrm{N}}$ | - | $\frac{28 \mathrm{nV}}{\sqrt{\mathrm{Hz}}}$ |
| $\mathrm{I}_{\mathrm{N}}$ | - | $\frac{0.39 \mathrm{pA}}{\sqrt{\mathrm{Hz}}}$ |
| Analog noise | - | 10 mV |
| $\mathrm{k}_{\text {SVR }}$ | - | 63 dB |

There should be almost no error from $\mathrm{R}_{\text {IN }}$ because the transducer output impedance is very low. The high side of the op amp's output voltage swing ( 4.85 V ) is much higher than the ADC input voltage ( 4 V ). The low side of the op amp's output voltage swing ( 0.185 V ) is less than the ADC input voltage swing ( 0 V ). The ADC input circuit is $20 \mathrm{k} \Omega$ and that doesn't load the op amp output stage, so the op amp output voltage swing is very close to the ADC input voltage range. ROUT should present no problems acting as a voltage divider with the ADC input resistance. $\mathrm{V}_{\mathrm{OS}}$ and $\mathrm{I}_{\mathrm{IB}}$ create offset voltages that add to the reference offset voltage, and they have to be adjusted out as a group. The system noise overshadows the op amp noise, thus the op amp noise is accepted unless later calculation prove otherwise.

### 12.9 Amplifier Circuit Design

Enough information exists for the AIA to be designed. The TLV247X op amp is selected because it meets all the system requirements. The first step in the design is to determine the AIA input and output voltages, and this has already been done. These voltages are taken from Tables 12-1 and 12-2, and repeated here as Table 12-4.

Table 12-4. AIA Input and Output Voltages

| INPUT VOLTAGE | OUTPUT VOLTAGES |  |
| :---: | :---: | :--- |
| $\mathrm{V}_{\mathrm{IN} 1}=650 \mathrm{mV}$ | $\mathrm{V}_{\text {OUT1 }}=0 \mathrm{~V}$ | $1^{\text {st }}$ pair of data points |
| $\mathrm{V}_{\mathrm{IN} 2}=400 \mathrm{mV}$ | $\mathrm{V}_{\mathrm{OUT} 2}=4 \mathrm{~V}$ | $2^{\text {nd }}$ pair of data points |

The equation of an op amp is the equation of a straight line as given in Equation 12-14.

$$
\begin{equation*}
Y=m X+b \tag{12-14}
\end{equation*}
$$

Two pairs of data points shown in Table 12-4 are substituted in Equation 12-14 making Equations 12-15 and 12-16.

$$
\begin{align*}
& 4=0.4 m+b  \tag{12-15}\\
& 0=0.65 m+b \tag{12-16}
\end{align*}
$$

Equation 12-15 is solved and substituted into Equation 12-16 to obtain Equation 12-17.

$$
\begin{equation*}
4=0.4\left(\frac{-b}{0.65}\right)+b \tag{12-17}
\end{equation*}
$$

Solving Equation $12-17$ yields $\mathrm{b}=10.4$, and solving Equation $12-15$ yields $\mathrm{m}=-16$. Substituting these values back into Equation 12-14 yields Equation 12-18, and Equation 12-18 (the final equation for the AIA) is put in electronic terminology.

$$
\begin{equation*}
\mathrm{V}_{\text {OUT }}=-16 \mathrm{~V}_{\text {IN }}+10.4 \tag{12-18}
\end{equation*}
$$

The circuit that yields the transfer function developed in Equation 12-18 is shown in Figure 12-13.


Figure 12-13. AIA Circuit
The equations for the AIA circuit are given below.

$$
\begin{align*}
& V_{\text {OUT }}=-V_{I N}\left(\frac{R_{F}}{R_{G}}\right)+V_{R E F}\left(\frac{R_{1}}{R_{1}+R_{2}}\right)\left(\frac{R_{F}+R_{G}}{R_{G}}\right)  \tag{12-19}\\
&|m|=\frac{R_{F}}{R_{G}}  \tag{12-20}\\
& b=V_{R E F}\left(\frac{R_{1}}{R_{1}+R_{2}}\right)\left(\frac{R_{F}+R_{G}}{R_{G}}\right) \tag{12-21}
\end{align*}
$$

Equation 12-18 gives the value for $m$ as 16 , and using Equation $12-20$ yields $R_{F}=16 R_{G}$. Select $R_{F}=383 \mathrm{k} \Omega$ and $R_{G}=23.7 \mathrm{k} \Omega$ because they are standard $1 \%$ resistor values, and
this yields $m=16.16$. The resistors $R 1$ and $R 2$ are calculated with the aid of Equations 12-22 and 12-23.

$$
\begin{gather*}
\frac{R_{1}}{R_{1}+R_{2}}=\frac{b}{V_{R E F}}\left(\frac{R_{G}}{R_{F}+R_{G}}\right)=\frac{10.4}{2.495}\left(\frac{23.7}{23.7+383}\right)=0.2424  \tag{12-22}\\
R_{1}=\frac{0.2424}{0.7576} R_{2}=0.32 R_{2} \tag{12-23}
\end{gather*}
$$

The parallel combination of $R_{1}$ and $R_{2}$ should equal the parallel combination of $R_{F}$ and $R_{G}$ so that the input voltage offset caused by the op amp input current is cancelled. Select $R_{2}=105 \mathrm{k} \Omega$ and $R_{1}=33.2 \mathrm{k} \Omega$ because they are standard $1 \%$ values, and then $b=10.3$. The value of the parallel combination of $R_{1}, R_{2}\left(R_{1} \| R_{2}=25.22 \mathrm{k} \Omega\right)$ almost matches the value of the parallel combination of $R_{F}, R_{G}\left(R_{F} \| R_{G}=22.3 \mathrm{k} \Omega\right)$, and this is an adequate match for input current cancellation. The downsides of selecting large resistor values for $R_{F}$ are current noise amplification, increased resistor noise, smaller bandwidth because of stray capacitance, and increased offset voltage due to input current. Bandwidth clearly is not a factor in this design. The op amp input current is 100 pA , so it won't cause much offset with a $383-\mathrm{k} \Omega$ feedback resistor ( $38.3 \mu \mathrm{~V}$ ). The noise current and voltage are calculated later when the error budget is made.

The gain, m , and the intercept, b , are not accurate because the exact resistor values were not available in the $1 \%$-resistor selection chart. This is a normal situation, and in less demanding designs the small error either does not matter or is corrected someplace else in the signal chain. That error is critical in this design, so it must eliminated. There are several nondrift type errors that have accumulated up to this point, and now is the time to correct all the nondrift errors with the addition of adjustments. Two adjustments are used; one adjustment controls the gain, $m$, and the other controls the intercept, b . The value of the adjustable resistor must be large enough to deliver an adequate adjustment range, but any value larger than that decreases the adjustment resolution.

The data that determines the adjustment range required is tabulated in Table 12-5. Drift and gain errors are calculated in volts, but drift errors are calculated in bits because they are not eliminated by adjustments. Remember, a LSB for this system is 4/4096 = $976.6 \mu \mathrm{~V} / \mathrm{bit}$.

## Table 12-5. Offset and Gain Error Budget

| ERROR PARAMETER | INTERCEPT | GAIN | DRIFT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {REF }}$ | $\pm 25 \mathrm{mV}$ |  |  |
| $\mathrm{V}_{\text {REF }}$ drift |  |  | 7.41 mV ~ 8 LSB |
| Transducer offset |  | $\pm 50 \mathrm{mV}$ |  |
| Transducer ROUT |  |  | $13 \Omega \approx 0$ LSB |
| ADC reference |  | $\pm 150 \mathrm{mV}$ | 1 LSB |
| Total unadjusted ADC error |  |  | 2 LSB |
| Gain error |  | 1.6 LSB |  |
| ADC drift |  |  | 4 LSB |
| Vos op amp | 2.2 mV |  |  |
| $\mathrm{I}_{\mathrm{B}}$ op amp | 100 pA |  |  |
| $\mathrm{V}_{\mathrm{N}}$ op amp |  |  | $\frac{28 \mathrm{nV}}{\sqrt{\mathrm{~Hz}}} \approx 1 \mathrm{LSB}$ |
| $\mathrm{I}_{\mathrm{N}}$ op amp |  |  | $\frac{139 \mathrm{pA}}{\sqrt{\mathrm{~Hz}}} \approx 0 \mathrm{LSB}$ |
| $\mathrm{V}_{\text {NPS }}$ PS noise |  |  | $10 \mathrm{mV} \approx 2 \mathrm{LSB}$ |
| R ${ }_{\text {OUT }}$ op amp |  |  | $1.8 \Omega \approx 0 \mathrm{LSB}$ |
| $\mathrm{V}_{\text {Out Low op amp }}$ |  |  | $70 \mathrm{mV} \approx 72 \mathrm{LSB}$ |
| Total error |  |  | 18 LSB |

The adjustment for the intercept, $b$, depends on $R_{1}, R_{2}$, and $V_{\text {REF }}$. This adjustment has to account for the reference offset, the op amp input voltage offset, the op amp input current, and the resistor tolerances. The offset voltage inherent in the reference is given as $\pm 25 \mathrm{mV}$. The op amp input offset voltage is 2.2 mV ; usually op amp offset voltage calculations include multiplying this offset by the closed loop gain, but this isn't done because the offset voltage is adjusted out in the input circuit. The op amp input current is converted to a common-mode voltage by the parallel combination of the reference resistors, so it is neglected in this calculation.

The worst case reference input voltage for the op amp, $\mathrm{V}_{\mathrm{REF}(\mathrm{MIN})}$, is calculated in Equation 12-24, where the resistor tolerances are assumed to be $3 \%$, and the reference voltage error is 50 mV .

$$
\begin{align*}
\mathrm{V}_{\mathrm{REF}(\mathrm{MIN})} & =\left(\mathrm{V}_{\mathrm{REF}}-50 \mathrm{mV}\right) \frac{0.97 \mathrm{R}_{1}}{0.97 \mathrm{R}_{1}+1.03 \mathrm{R}_{2}}  \tag{12-24}\\
& =(2.495-0.05) \frac{0.97(33.2)}{0.97(33.2)+1.03(105)}=0.566 \mathrm{~V}
\end{align*}
$$

The nominal reference voltage at the op amp input is 0.6 V , so the reference voltage has to have about 40 mV adjustment around the nominal, or a total adjustment range of 80 mV . The nominal current through the voltage divider is $\mathrm{I}_{\text {DIVIDER }}=(2.495 /(105+$ 33.2) $\mathrm{k} \Omega=0.018 \mathrm{~mA}$. A $4444-\mathrm{k} \Omega$ resistor drops 80 mV , thus the adjustable resistor (a potentiometer) must be greater than $4444 \mathrm{k} \Omega$. Select the adjustable resistor, $\mathrm{R}_{1 \mathrm{~A}}$, equal to $5 \mathrm{k} \Omega$ because this is an available potentiometer value, and the offset adjustment is $\pm 45$ $m \mathrm{~V}$. Half of the potentiometer value is subtracted from $R_{1}$ to yield $R_{1 B}$, and this subtraction centers the adjustment about the nominal value of 0.6 V . $\mathrm{R}_{1 \mathrm{~B}}=33.2 \mathrm{k} \Omega-2.5 \mathrm{k} \Omega=30.7$ $\mathrm{k} \Omega$. Select $\mathrm{R}_{1 \mathrm{~B}}$ as $30.9 \mathrm{k} \Omega$.

The adjustment for the gain employs $R_{F}$ and $R_{G}$ to insure that the gain can always be set at the value required to insure that the transducer output swing fills the ADC input range. The gain equation (Equation 12-18) is algebraically manipulated, worst case values are substituted for m and b , and it is presented as Equation 12-25.

$$
\begin{equation*}
\mathrm{G}=\frac{\mathrm{V}_{\mathrm{OUT}}-10.4}{-\mathrm{V}_{\mathrm{IN}}}=\frac{3.85-10.4}{-0.35}=18.71 \tag{12-25}
\end{equation*}
$$

Equation 12-26 is Equation 12-27 with 3\% resistor tolerances.

$$
\begin{equation*}
0.97 \mathrm{R}_{\mathrm{F}}=18.71\left(1.03 \mathrm{R}_{\mathrm{G}}\right) \tag{12-26}
\end{equation*}
$$

Doing the arithmetic in Equation $12-26$ yields $R_{F}=19.86 R_{G}$. Thus, on the high side the gain must go from 16 to 19.86 , or it must increase by 3.86 . Assuming that the low side gain variation is equal, and rounding off to 4 sets the gain variation from 12 to 20 . When $R_{G}=23.7 \mathrm{k} \Omega \mathrm{R}_{\mathrm{F}}$ varies from $284.4 \mathrm{k} \Omega$ to $474 \mathrm{k} \Omega$. $\mathrm{R}_{\mathrm{F}}$ is divided into a potentiometer $\mathrm{R}_{\mathrm{FA}}$ $=200 \mathrm{k} \Omega$ and $\mathrm{R}_{\mathrm{FB}}=280 \mathrm{k} \Omega$, thus the nominal gain can be varied from 11.8 to 20.2.


Figure 12-14. Final Analog Interface Circuit
There is no easy method of setting two interacting adjustments because when the gain is changed the offset voltage changes. They quickest method of adjustment is to connect the transducer to the circuit, adjust the offset, and then adjust the gain. It takes several series of adjustments to get to the point where the both parameters are set correctly.

The impedance and noise errors are calculated prior to completing the error budget. The op amp input impedance works against the transducer output impedance to act like a voltage divider. The value of the voltage divider is calculated in Equation 12-27, and as Equation 12-27 indicates, the output resistance of the transducer is negligible compared to the input resistance of the op amp. This is not always the case!

$$
\begin{equation*}
V_{D}=V_{T} \frac{R_{I N}}{r_{\mathrm{C}}+R_{\mathrm{IN}}}=V_{T} \frac{10^{6}}{13+10^{6}} \approx V_{T} \tag{12-27}
\end{equation*}
$$

The ADC input impedance works against the op amp output impedance to act like a voltage divider. The value of the voltage divider is calculated in Equation 12-28. The voltage divider action introduces about a $0.009 \%$ error into the system, and this is within 13 -bit accuracy, so it can be neglected.

$$
\begin{equation*}
\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }} \frac{20\left(10^{3}\right)}{1.8+20\left(10^{3}\right)}=\frac{20}{20.0018}=0.99991 \mathrm{~V}_{\text {OUT }} \tag{12-28}
\end{equation*}
$$

The noise specification is given in $\mathrm{nV} /\left(\mathrm{Hz}^{0.5}\right)$, and this must be converted to volts. There are involved formulas for the conversion, but the simplest thing to do is assume the noise is wide band. If the numbers add up to a significant error, detail calculations have to be made. The voltage noise is multiplied by the closed loop gain, thus $\mathrm{V}_{\mathrm{NWB}}=\mathrm{V}_{\mathrm{N}}\left(\mathrm{G}_{\mathrm{MAX}}\right)$ $=28 \mathrm{nV}(20)=560 \mathrm{nV}=0.56 \mu \mathrm{~V}$. The current noise is multiplied by the parallel combination of $R_{F}$ and $R_{G}$, thus $I_{N W B} I_{N}\left(R_{F} \| R_{G}\right)=139 \mathrm{pA}(22.5 \mathrm{k} \Omega)=3.137 \mathrm{nV}$. The system noise is 10 mV , and this noise comes in through the inputs and the power supply. The power sup-
ply contribution is reduced by the power supply rejection ratio, and it is $10 \mathrm{mV} / 63 \mathrm{~dB}=$ $10 \mathrm{mV} / 1412=7.08 \mathrm{nV}$. This calculation assumes that high-frequency noise is not a problem, but if this is not true, CMRR must be reduced per the data sheet CMRR versus frequency curves.

Some of the system noise propagates through the inputs and is rejected by the commonmode rejection of the op amp. The op amp is not configured as a differential amplifier, so a portion of the closed loop gain will multiply some of the system noise.

The ac gain of the AIA is given in Equation 12-29.

$$
\begin{align*}
\mathrm{V}_{\text {OUT }} & =\alpha \mathrm{V}_{\mathrm{SN}}\left(\frac{\mathrm{R}_{1}}{R_{1}+\mathrm{R}_{2}}\right)\left(\frac{\mathrm{R}_{\mathrm{F}}}{R_{\mathrm{F}}+\mathrm{R}_{\mathrm{G}}}\right)-\alpha \mathrm{V}_{\mathrm{SN}} \frac{\mathrm{R}_{\mathrm{F}}}{\mathrm{R}_{\mathrm{G}}}  \tag{12-29}\\
& =\alpha \mathrm{V}_{\mathrm{SN}}(4.12-16)=11.8 \alpha \mathrm{~V}_{\mathrm{SN}}
\end{align*}
$$

All of the system noise does not get in on the inputs, rather most of the system noise is found on the power supply. The fraction of the system noise that gets into the ground system and onto the op amp inputs is very small. This fraction, $\alpha$, is normally about 0.01 because the power supplies are heavily decoupled to localize the noise. Considering this, the system noise is 1.18 mV , or less than 2 LSBs.

The op amp output voltage range does not include 0 volts, and the ADC output voltage low value is 0 volts, so this introduces another error. The guaranteed op amp low voltage is 185 mV at a load current of 2.5 mA . The output current in this design is $185 \mathrm{mV} / 20 \mathrm{k} \Omega$ $=9.25 \mu \mathrm{~A}$. This output current approximates a no load condition, hence the nominal low voltage typical specification of 70 mV is used. This leads to a 72 LSB error, by far the biggest error.

Referring to Table 12-5, notice that the total error is 90 LSB. Losing 90 LSBs out of 4096 total LSBs is approximately 11.97 bits accurate, so the 11-bit specification is met. The final circuit is shown in Figure 12-14.

Notice that large decoupling capacitors have been added to the power supply and reference voltage. The decoupling capacitors localize IC noise, prevent interaction between circuits, and help keep noise from propagating. Two decoupling capacitors are used, a large electrolytic for medium and low frequencies, and a ceramic for high frequencies. Although this portion of the design is low frequency, the op amp has a good frequency response, and the decoupling capacitors prevent local oscillations through the power lines. If cable noise is a problem, an integrating capacitor can be put in parallel with $R_{F}$ to form a low-pass filter.

### 12.10 Test

The final circuit is ready to build and test. The testing must include every possible combination of transducer input and ADC output to determine that the AIA functions in all manufacturing situations. The span of the adjustments, op amp output voltage range, and ADC input range must be checked for conformance to the design criteria. After the design has been tested for the specification limits it should be tested for user abuse. What happens when the power supply is ramped up, turned on instantly, or something between these two limits? What happens when the inputs are subjected to over voltage, or when the polarity is reversed? These are a few ideas to guide your testing.

### 12.11 Summary

The systems engineers select the transducer and ADC, and their selection criterion is foreordained by the application requirements. The AIA design engineer must accept the selected transducer and ADC, and it is the AIA designer's job to make these parts play together with adequate accuracy. The AIA design often includes the design of peripheral circuits like transducer excitation circuits, and references.

The design procedure starts with an analysis of the transducer and ADC. The analysis is followed by a characterization of the transducer and reference. At this point enough information is available to make an error budget and select candidate op amps. The op amp is selected in the next step in the procedure, and the circuit design follows.

The output voltage span of the transducer and corresponding input voltage span of the ADC are coupled as two pairs of data points that form the equation of a straight line. The data point pairs are substituted into simultaneous equations, and the equations are solved to determine the slope and intercept of a straight line (an op amp solution). The op amp circuit configuration is selected based on the sign of the slope and the intercept. Finally, the passive components used in the op amp circuit are calculated with the aid of the op amp circuit design equations.

The final circuit must be tested for conformance to the system specifications, but the prudent engineer tests beyond these specifications to determine the AIA's true limits.

### 12.12 References

1 Wobschall, Darold, Circuit Design for Electronic Instrumentation, McGraw-Hill Book Company, 1979

