ANALOG edge

Clocking High-Speed A/D Converters

Application Note AN-1558

James Catt, Applications Engineer

Extremely high-speed ADCs (>1 GSPS) demand a lowjitter sample clock in order to preserve Signal-to-Noise Ratio (SNR). These 8- and 10-bit converters have bestcase noise floors set by quantization noise. For an N-bit ADC sampling a full-scale sinusoid, the well known expression for SNR (in dB) is: SNR = 6.02N + 1.76. This sets the best case noise floor for an 8-bit ADC at -49.9 dBc. The noise floor degrades from this point due to factors such as jitter on the sample clock, intrinsic aperture jitter of the ADC, spurious components arising from non-linearities in the ADC quantizer, and other internal noise such as thermal noise. In this article, we look at the strategy for optimizing the performance of the sample clock based on PLL/VCO characteristics. This means minimizing overall integrated phase noise, which minimizes clock jitter.

The Root-Mean-Square (RMS) jitter of the sample clock combines with the intrinsic RMS aperture jitter of the ADC in a root-sum-square fashion to produce a total affective jitter. Total RMS jitter is:

$$\sigma_{T} = \sqrt{\sigma_{Clk}^{2} + \sigma_{aperture}^{2}} \qquad Equation 1$$

The SNR due to total jitter is:

$$SNR_{dB} = 20 \cdot \log\left(\frac{1}{2\pi f_{in}\sigma_{T}}\right) = 20 \cdot \log\left(\frac{1}{2\pi f_{in}\sqrt{\sigma_{Clk}^{2} + \sigma_{aperture}^{2}}}\right)$$

Equation 2

Solving for the maximum allowable clock jitter given some target SNR and ADC aperture jitter:

$$\sigma_{Clk} \leq \sqrt{\frac{1}{(2\pi f_{in})^2 \cdot 10^{\frac{5NR}{10}}} - \sigma_{aperture}^2} Equation 3$$

The aperture jitter specification for National's ADC08D1500 8-bit, 1.5 GSPS converter is 400 femtoseconds (fs.). Using this value and a maximum input frequency of 748 MHz ($f_{\rm IN}$), *Table 1* lists the allowable sample clock jitter for target SNR due to total jitter.

The third column of the table shows the combined SNR due to quantization noise and jitter for an 8-bit ADC, using a quantization noise SNR of 49.9 dB.

The allowable jitter (column 2) required to achieve a total SNR that is close to 49.9 dB is extremely difficult

Target Jitter SNR (dB) (Aperture and Clock Jitter)	Allowable Clock Jitter (fs)	Total SNR Due to Quantization Noise and Jitter (dB) $SNR = 10 \log \left(\frac{1}{\frac{1}{10^{10}} + \frac{1}{10^{10}}}\right)$
54	142	48.5
53	259	48.2
52	354	47.8
51	447	47.4
50	541	46.9
49	640	46.4
48	747	45.8
47	862	45.2
46	989	44.5

Table 1. Jitter SNR and Allowable Clock Jitter, with Total SNR

to achieve at a reasonable cost. However, achieving RMS clock jitter below 500 fs is possible using National's LMX2531LQ1500E frequency synthesizer combined with a high quality crystal reference oscillator. The LMX2531LQ1500E is shown in *Figure 1*.



Figure 1. LMX2531LQ1500E Simplified Block Diagram

For this example, we use the LMX2531LQ1500E to generate a fixed 1.5 GHz sample clock that can drive any of National's GSPS ADCs. Because the ADC clock is fixed, we can design the loop filter to achieve optimized phase noise performance, giving best jitter performance. Each functional block in *Figure 1* contributes some form of noise. The following table lists the low and high



frequency approximations for their noise transfer functions.

Noise Source	Low Frequency Transfer Function Approximation	High Frequency Transfer Function Approximation
Reference Oscillator	N/R	G(s)
R Divider	N	G(s)
N Divider	N	G(s)
Phase Detector	N/Kø	G(s)

Table 2. Noise Transfer Functions, T(f)

Source: Dean Banerjee, PLL Performance: Simulation and Design, 4th Edition, Dogear Publishing, Indianapolis, 2006.

G(s) is the forward transfer function:

 $G(s) = \frac{K_{0} \cdot K_{VCO} \cdot Z(s)}{s}$. Optimizing the PLL noise bandwidth means minimizing the following integral for each noise path through the PLL:

$$\int_{f_1}^{f_2} S_N(f) \cdot |T(f)|^2 df \qquad Equation 4$$

 $S_N(f)$ represents the specific noise source PSD and T(f) the noise transfer function.. Using the approximations for T(f) from *Table 2* gives us guidance for choosing the PLL parameters that optimize noise performance:

- Maximize the phase comparator charge pump gain (K_φ) to minimize the noise contribution of the phase detector (up to a point).
- The N-divider and R-divider noise contributions are proportional to the value of N². Choose a phase comparator frequency that results in the smallest possible integer value for N, subject to the maximum phase detector frequency.
- Choose a low noise reference oscillator at the compare frequency, or an integer multiple of the compare frequency. A multiple of the compare frequency provides additional benefit by reducing reference noise.

National Semiconductor 2900 Semiconductor Drive Santa Clara, CA 95051 1 800 272 9959 • Designing the loop filter to have a phase margin of approximately 80 degrees flattens its response and suppresses VCO noise near the loop bandwidth.

Mailing address: PO Box 58090 Santa Clara, CA 95052



The final task is to design the loop transfer function T(f) subject to minimizing *Equation (4)* for each noise source, which is extremely difficult without the aid of automated tools. National's Web-based design environment WEBENCH[®] features its EasyPLL tool that assists the user in selecting a PLL/VCO, entering design parameters, selecting loop components, and running simulations to test the design.

Using EasyPLL, a 1.5 GHz sample clock was designed using the LMX2531LQ1500E and a 60 MHz crystal oscillator as a reference, with the following final design parameters:

 F_{OSC} = 60 MHz, with phase noise = -158 dBc at 10 kHz offset.

Compare frequency = 30 MHz, R = 2, N = 50

2nd order loop filter, C1= 220 pF, C2 = 150 nF, R2 = 1.0 k Ω, C3=C4=R3=R4=0.

Loop bandwidth = 22.85 kHz

 $K_{\phi} = 1.26 \text{ mA}$

These values resulted in a clock with only 401 fs of jitter (100 Hz to 20 MHz bandwidth). From *Table 1* this would give an SNR of approximately 47.6 dB at 748 MHz. *Figure 2* shows the single-side-band phase noise plot of the clock.



Figure 2. Single-Sided Phase Noise Plot of a 1.5 GHz ADC Clock

For Additional Design Information
www.national.com/ae1