μC controls digital potentiometer

LUKASZ SLIWCZYNSKI, UNIVERSITY OF MINING AND METALLURGY, KRAKOW, POLAND

Many digitally controlled potentiometers (for example, the LM1971/2/3 from National Semiconductor, www. national.com) incorporate a three-wire serial digital interface, using data, clock, and enable lines. In **Figure 1**, the potentiometer's nomenclature for these lines is Data-In, Clk, and Load/Shift, respectively. The assembler program in **Listing 1** provides an interface to an SAB80535 μ C. The main idea of the method is to use the capture/compare capability of Timer 2 in the μ C to provide the timing relationship between the Data-In and Clk signals. The principal control of the interface comes from subroutine S16BIT in **Listing 1**.

To program the potentiometer, the μ C must send 2 bytes to it—the "channel address," followed by the attenuation value with its most significant bit first. Sending a byte starts

by loading the number of bits to send into the μ C's BCOUNT register and initiating the P1 lines (setting P1.0 through P1.3 to a low state). Next, Timer 2 starts with overload enabled. The routine sets two digital compare/capture units (CC1 and



The rising edge of the clock signal validates data loading into the Data-In and Load/Shift pins of the potentiometer.

www.ednmag.com



CC3 in the μ C) to the "compare" mode by writing 88H into the CCEN register. The contents of the register decrease after each interrupt. In this way, eight consecutive interrupts occur, each to send 1 bit of data. The interrupt subroutine at address 006BH manages the transmission of the data bits via P1.2.

The CC1 unit generates the Clk signal on pin P1.1 when the contents of the Timer 2 count register (composed of TH2 and TL2 8-bit registers) equal the values set in registers CCL1 and CCH1. This value depends on the length of the interrupt subroutine. After transmission of the last bit, the routine stops Timer 2 by setting the value 0ECH in register T2CON. During data transmission, the main program spends its time waiting in the loop, as long as the bit FLAGS.0 is at logic 1. This bit clears in the last pass of the subroutine and sets just before Timer 2 starts. Transmission of the second byte of data occurs in exactly the same way after the routine reprograms the related registers. The Channel and Volume registers hold the 2 bytes to send.

Figures 2 and **3** show the timing relationships of the interface. In **Figure 2**, the 2 bytes Channel and Volume are 05AH and 081H, respectively. Data is valid on the rising edge of the Clk signal. **Figure 3** shows the time dependence in the interrupt-routine calls and the Clk rising edges. In this design, it takes approximately 740 µsec to program 2 bytes into the potentiometer with an 8-MHz clock frequency (a 1.5-µsec machine-cycle time). (DI #2256).

To Vote For This Design, Circle No. 400



The rising edge of the clock signal appears approximately 32 μ sec after the CC3 compare/capture unit in the μ C generates an interrupt.



The subroutine in Listing 1 provides a simple serial digital interface to National's (and others') digital potentiometers.

LISTING 1—S16BIT SUBROUTINE				
EQU FLAGS.002FH EQU CHANKE.004FH EQU CHANKE.004FH EQU CHANKE.004FH		; ;THIS COMM THE MAIN ;PF N N	ANDS SHOULD BE PLACED SOMEWHERE IN THE BEGINING OF XOGRAMM AOV SP.406H; SET THE STACK POINTER AOV IP0,4020H; SET THE INTERUPT PRIORITY LEVEL OF CC3 AOV FLAGS.#00H; CLEAR ALL BITS	
INTERRUPT SUBR HANDLER HANDLER (THE NUMBER OF MACHINE CYCLES TO EXECUTE GIVEN AT THE ;RIGHT-HAND SIDE. THREE ADDITIONAL FOR THE RESPONSE TO ,THE INTERRUPT REQUEST .ORG 0006BH CLR IEND 7; DISABLE ALL INTERRUPTS PUSH PSW; MOV ABCOUNT; JZ ALL BY; TEST IF THE LAST BIT TO SEND DEC A; MOV BCOUNT; RIC A; MOV CHANNEL; RIC A; MOV CHANNEL; POP PSW; POP ACC; RETI; ALL_BY; MOV A,CHANNEL; THE LAST BIT TO SEND RIC A; MOV P1.2,C; SEND THE BIT CLR FLAGS, INFORM SIGBIT FUNCTION POP PSW; POP ACC; RIC A; MOV P1.2,C; SEND THE BIT CLR FLAGS, INFORM SIGBIT FUNCTION POP PSW; POP ACC; RIC A; MOV P1.2,C; SEND THE BIT CLR FLAGS, INFORM SIGBIT FUNCTION POP PSW; POP ACC; ANL 72CON,#DECH: STOP TIMER 2 SET BIEND 7; PAGE INTO FUNCTION	OUTINE THE COMMAND ARE CYCLES ARE ADDED 1 2 -> 8 + 3 = 11 2 -> 14 + 3 = 17 2 -> 22 + 3 = 25 2 -> 12 + 3 = 15	S16BiT: S16_1: S16_2: S_END;	LM1972 INTERFACE CONTROLLING FUNCTION MOV TL2,#(255 - 25);SET TIMER 2 COUNT REGISTER MOV CRCL,#(255 - 25);SET TIMER 2 RELOAD REGISTER MOV CRCL,#(255 - 25);SET TIMER 2 RELOAD REGISTER MOV CCL3,#(255 - 25);SET THE BEGINING OF INTERRUPT MOV CCL3,#(255 - 25); SET THE BEGINING OF INTERRUPT MOV CCL3,#(256 - 25); SET THE BEGINING OF INTERRUPT MOV CCL3,#(256 - 25); SET THE BEGINING OF INTERRUPT MOV CL3,#(256 - 25); SET THE BEGINING OF INTERRUPT MOV CL3,#(256 - 25); SET THE BEGINING OF INTERRUPT MOV TL2,#(256 - 25); SET THE BEGINING OF INTERRUPT MOV CL3,#(256 - 25); SET THE BEGINING OF INTERRUPT MOV CL3,#(256 - 25); SET THE BEGINING OF INTERRUPT MOV CL3,#(256 - 25); SET THE RUPT MOV CL3,#(256 - 25); SET THE BEGINING OF INTERRUPT MOV CL3,#(256 - 256); SET MAIT UNTER WITH OVERLOAD ENABLED JB FLAGS, 0,516 - 1; WANT UNTER NUMBER OF BITS TO SEND MOV CHANNEL, A SETB FLAGS, 0,516 - 2; WANT UNDER AND CHANNEL CONTENTS MOV CHANNEL, A SETB FLAGS, 0,516 - 2; WITH INTE THER 2 WITH OVERLOAD ENABLED JB FLAGS, 0,516 - 2; WANT UNTERRUPT OR LP1,#(074, SET OUTPUT PINS TO THE HIGH STATE NET	