# ARPODYSSEY 



## SERVICE MANUAL

### 1.1 Introduction

This service manual is divided into three major sections: A) Circuit Descriptions, B) Trim Procedures, and C) Board Test Points. The circuit descriptions should be consulted when a problem is suspected in a particular area of the instrument. The trim procedures should be used to verify calibrations or when a component has been changed. The board test points are a quick reference to verify circuits with suspected problems and should be checked whenever a problem has been identified.

### 1.2 Board Identification

Three types of Odyssey models have been produced: I) 2800,2 ) $2810-2815$ and 3) $2820-2823$. The model and serial number are located at the rear or bottom of the Odyssey chassis. Except for 2800, a typical number might read: 2813-0490. For model 2800, the first two digits of the serial number denote the model, such as: 28490 . Listed below are the board identification numbers for each model; they will be referenced in the service manual by model number for easy identification.

ODYSSEY-I
Model 2800

Board: A-1
B-1
C-1
PWR SUP-1
ODYSSEY-II
Model 2810-2813
Model 2820-2823
Board: A-II Board: A-11 (with PPC) B-II C-II PWR SUP-II

MODEL 2800
Black and white face panel 'some later models have black and gold face panels).
Pitch Bend knob
No Factory installed interface jacks.
Wrap around vinyl bottom cover.

## MODEL 2810-2813

Black and gold face panel.
New style power switch. Factory installed interface jacks. Pitch Bend knob. (Some later models have PPC.)
Wrap around vinyl bottom cover.
MODEL 2820-2823 (current model, Odyssey '78)

> Black and orange face panel.
> Steel chassis
> Leather endblocks
> PPC

The major electrical changes found in the Odyssey-11 as compared to the Odyssey-I are:

1. Uses $24 \mathrm{db} /$ octave filter in place of $12 \mathrm{db} /$ octave.
2. Improved VCO design for better tracking, and stability.
3. Improved power supply regulation.
4. Improved keyboard current source for CV generation.
5. Improved $S / H$ memory circuit design.

### 1.4 Revisions/Changes

### 1.4.1 MODIFICATION KITS

The following modifications are available from the Factory for updating older style Odysseys:

| Modification | For Model | Kit No. |
| :--- | :--- | :--- |
| Interface Jacks | 2800 |  |
| PPC | $2810-2815$ | 68000301 |
| PPC | 2800 | 6800501 |

### 1.4.2 KEYBOARD CONVERSION

The Odyssey-II is designed to be used with a two bus keyboard. When an Odyssey-II is used with a three bus keyboard, an interface board is inserted on the molex pins on Board A-II to make the keyboard compatible with the electronics. Illustrated below
are the two types of keyboards employed in the Odyssey and their schematics.

TWO BUS KEYBOARD Models 2810-2813
(Later models use cat-whisker style shown in maintenance section 6.2. Schematic remains the same.)


- THREE BUS KEYBOARD



## THREE BUS CONVERSION BOARD



### 1.4.3 TYPES OF VOLTAGE CONTROLLED FILTERS

The 4023 voltage controlled filter is no longer available from the Factory. Instead, the newer 4075 filter can be used to replace the 4023 with the following modification (see Field Change Notice 007):

The earlier model Odyssey-lls used a 4035 voltage controlled filter, which has since then been replaced by the 4075 . No modifications are necessary when replacing a 4035 filter with a 4075.


### 1.4.4 NOISE MODIFICATION

The newer style Odysseys use a zener diode as a noise source instead of a noise transistor. Defective noise transistors can be replaced with a zener diode, provided the following circuit modification is performed:

Zener diodes tend to produce a greater spectrum of white noise with little or no noise break-up.

### 1.9 Specifications

## Noise Generator

Noise spectrum types: White and Pink

## Voltage Controlled Oscillators

Waveforms: Sawtooth, Square, Pulse, Dynamic Pulse
Frequency range: VCO 1 in low freq. mode, 2 Hz to 20 Hz ; VCO 1 and VCO 2 (audio range), 20 Hz to 20 KHz
Warm up drift: $1 / 30$ semitone from turn on max. Pulse width: 50\% to 5\%
Pulse width modulation: ADSR, +45\%; LFO, +15\%
Voltage controlled response: $1 \mathrm{~V} /$ oct.
Maximum frequency shifts: LFO sine wave, $+1 / 2$ oct.; LFO square wave, +1.5 oct.; ADSR +9oct.; S/H +2 oct.

Note: VCO 1 is a low note priority; VCO 2 is high note priority

## Transpose

Positions: Down 2 octaves, normal, up 2 octaves

## Pitch Bend

Frequency shift: About +1 oct. (exactly 1 octave on Odyssey-2)

## PPC

Frequency shift: About 5 semitones $\pm 1$ semitone.

## Portamento

Maximum speed: About .01 msec ./oct.
Minimum speed: About 1.5 seconds/oct.

## Ring Modulator

Type: Digital
Input signals: VCO 1 and VCO 2 pulse waves

## Voltage Controlled Filter

Type: Low pass
Frequency range: 16 Hz to 16 KHz
Maximum usable Q: $\mathbf{3 0}$
Resonance $1 / 2$ to self oscillate
Voltage controlled response: $1 \mathrm{~V} / \mathrm{oct}$.

## Voltage Controlled Amplifier

Dynamic Range: 80dB

## Sample and Hold

Command sources: Keyboard or LFO trigger Sampled signals: VCO 1 square wave and sawtooth wave, VCO 2 square wave and pink noise

## ADSR Envelope Generator

Attack time: 5 msec . to 5 seconds
Decay time: 10 msec . to 8 seconds
Sustain level: 0 to $100 \%$ of peak
Release time: 15 msec . to 10 seconds

## AR Envelope Generator

Attack time: 5 msec . to 5 seconds
Release time: 10 msec . to 8 seconds

## Audio Outputs

High level: 2.5VPP max.; 100K impedance
Low level: . 25VPP max.; 10K impedance

## Interface Jacks

Keyboard CV IN/OUT: 1V/oct.
Gate OUT: +10V, key down; OV all keys up
Gate IN: +8 V minimum
Trigger OUT: +10 V pulse on key depression, 10 microsec. duration
Trigger IN: +8 V pulse min., 10 microsec. duration minimum
External Audio Input: 500 millivolts for full output

Front and Back Panel Configuration Model 2823


|  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |

ASSEMBLY/DISSASSEMBLY

MODEL 2800:2815


MODEL 2820-2823




### 2.1.1 Trigger Circuit

Each key on the keyboard has its own capacitor-resistor-diode network. The capacitors are normally charged to +15 volts until a key is depressed at which time the capacitor discharges through the diode creating a trigger pulse on the trigger bus rod. Q1 through Q4 are a monostable multivibrator which delays the trigger pulses 15 milliseconds to allow the gate and CV to stabilize.

### 2.1.2 PITCH BEND

P1, the pitch bend control, supplies a control voltage to both VCOs on Board B. CR4 and CR5 create a 'dead' zone when the control is centered.

### 2.1.3. CURRENT SOURCE

Q5 supplies constant current to a resistor divider chain made up of thirty-six 100 ohm resistors connected in series. The CV contacts are located at the junction of each of the 100 ohm resistors to supply a specific voltage to the control voltage memory when a key is depressed. There is a three volt drop across the entire resistor chain, or one volt per octave. T1, the Volts/Octave trimmer, adjusts the current through the resistor chain to produce the correct voltage drop across the keyboard.

### 2.1.4. TRANSPOSE SWITCH

Half of the transpose switch is connected to the bottom end of the resistor chain to, in effect, add two or four octaves worth of resistance (about 1200 or 2400 ohms) to the resistor chain. This raises the control voltage level supplied to the CV memory. The following chart summarizes the CV output for low ' $C$ ' and high ' $C$ ' on the keyboard for each of the transpose switch positions:

|  |  |  |
| :--- | :--- | :--- |
|  |  |  |
|  |  |  |
| TRANSPOSE | LOW | HIGH |
| SWITCH: | 'C' | ' C ' |
| DOWN 2 OCT. | 0 V | +3 V |
| NORMAL | +2 V | +5 V |
| UP 2 OCT. | +4 V | +7 V |
|  |  |  |
|  |  |  |

The remaining half of the transpose switch compensates the second voice control voltage for the difference in the resistor chain resistance.

### 2.1.5 CV Memory Circuit

Q6 and A1A are a FET input op amp which buffers the voltage from the keyboard CV bus and supplies it to the memory circuit through R23 and CR3. When a key is depressed, +15 volts is supplied from the keyboard gate through CR2 and R21 which reverse biases CR3 and allows Q7 to conduct. The control voltage from A1A is then allowed to charge the memory capacitor, C8. When a key is released, Q7 turns off to prevent C8 from discharging. Q8 and A1B are a FET op amp which buffers the control voltage on $\mathrm{C8}$ and supplies it to the control input of VCO 1 and VCO 2 on Board B and to the VCF on Board C.

### 2.1.6 Second Voice CV Generator

When two or more keys are depressed, a section of the resistor chain is effectively shorted out which drops the voltage at the top end of the resistor chain. This voltage drop corresponds to the 'voltage difference' between two held keys. A2A is a unity gain buffer which monitors the voltage at the top of the resistor chain and supplies it to A2B. A2B sums the voltage from A2A with the voltage supplied by R31 and R30. These resistors are selected to produce zero volts on the output of A2B when either no keys or one key is depressed.

When two or more keys are depressed, the voltage at the top end of the resistor chain drops, which, in turn, decreases the voltage supplied to Z2B. Z2B then supplies the difference voltage to the control input of VCO 2 where it is summed with the control voltage from the CV memory circuit. This summation allows VCO 2 to be controlled by the highest key depressed. Since VCO 1 is fed the control voltage from the CV memory only, its pitch is controlled by the lowest key depressed.

### 2.1.7 Noise Generator

The noise generator circuit produces 10VPP white and pink noise signals which are supplied to the VCF audio input and the S/H mixer. The noise is obtained by amplifying a reversed biased transistor junction (Q9) in avalanche breakdown. Q9 is a transistor selected for optimum avalanche characteristics; and therefore, has good noise producing capability. A3 amplifies and clips the noise signal. A3 filters the noise to provide pink noise to the VCF and $S / H$.

### 2.2.1 Sample \& Hold (S/H)

The sample and hold circuit provides a DC voltage output by sampling and storing the instantaneous voltage level of signals on its input each time a trigger pulse is provided. This stored voltage is held until the next trigger pulse occurs. Signals which are to be sampled and applied to pin 3 of A3. A3 is an operational transconductance amplifier (OTA), which is used as a gated voltage follower: when a pulse is applied to pin 5 of 23 , capacitor C 7 charges to the voltage level on pin 3. This voltage level is held until another pulse is applied to pin 5. Q3 buffers the voltage on C7 and supplies it to A2B through the lag slider (P16). A2B is a unity gain buffer. The sample and hold output is supplied to the control inputs of VCO 1 and VCO2 and to the VCF on Board C.

### 2.2.2 Low Frequency Oscillator (LFO)

The LFO produces a triangle and square wave output in a frequency range from about .1 Hz to 25 Hz . Z1A and C3 are an integrator which charges from current passing through R11. Z1B is a hysteretic switch whose output switches from -15 volts to +15 volts when the output of $Z 1 A$ reaches +5 volts. This then reverses the direction of current through R11 and the rate control $(\mathrm{Z5)}$ and thus the direction of integration at the output of Z1A. When the output of Z1A reaches -5 volts, the output of $\mathrm{Z1B}$ switches back to -15 volts and the cycle repeats.

An LFO reset pulse is supplied from the keyboard every time a key is depressed. Q1 and Q2 are turned on momentarily by the keyboard trigger pulse to discharge the integrating capacitor (C3) thus reinitializing the LFO to zero.

### 2.2.3 Voltage Controlled Oscillators (VCO)

Oscillator circuit (VCO 1 \& 2): Control voltages from the keyboard, initial frequency and fine tune sliders, pitch bend ( 2800 only) and both FM input sliders are summed on the base of Q4. Q4 and Q5 are a linear voltage to exponential current generator; for every volt applied from the keyboard, the current through Q5 will double. C12 is the integrating capacitor; it is initially charged to +15 volts and discharges through R51 and O5 toward ground. O5 determines the discharge time of the capacitor and therefore the period of oscillation. Z1D is a CMOS nand gate used as a comparator. When the voltage on pin 12 of Z1D falls below +7.5 volts, the output of Z1 (pin 11) changes from zero volts to +15 volts which turns on Q10, Q7 and Q6. Q6 recharges the integrating capacitor (C12) to +15 volts to start the cycle over again.

Q8 buffers the sawtooth wave on C12 and supplies it to the sawtooth to pulse converter and Q9, the output emitter follower. The oscillator circuit for VCO 2 is the same as VCO 1. When the 'SYNC' switch is on, the reset pulse from VCO 1 is applied to Z2D which causes VCO 2 to reset at the same time as VCO 1, regardless of the voltage level on pin 12 of Z2D. The waveform on the output of VCO 2 is then synchronized with VCO 1.

Sawtooth to square wave converter: Z1A and Z1B are a R-S flip-flop with pin 8 used as a comparator. The reset pulse from Z1C is supplied to pin 1 and the sawtooth wave to pin 8. As the sawtooth wave is raised above the zero reference by the pulse width trimmer and sliders (T2, P8 and P9) the flip-flop will change state on a different point of the sawtooth slope resulting in a different pulse width. With all of the pulse width sliders on the front panel at minimum, the pulse wave should be square ( $50 \%$ duty cycle). The pulse wave output is supplied to the audio input of the VCF on Board C and to the ring modulator circuit on Board B.

### 2.2.4 Ring Modulator

The ring modulator utilizes two CMOS nand gates (Z1B and 22B) and Q18 in an exclusive 'or' function. Square waves from VCO 1 and VCO 2 are supplied to pin 5 of Z 1 and $\mathrm{Z2}$ and the output is taken from the emitter of Q18.


### 2.3.1 Voltage Controlled Filter (VCF)

Audio signals from both VCOs, the ring modulator, and the noise generator are applied to the audio input of the voltage controlled filter (pin 1, 4023) through C1. Control voltage from the S/H, LFO, KYBD CV, and the envelope generators are summed and inverted by A1. The control input of the VCF accepts negative going control voltages; as the voltage on pin 3 of the 4023 module is decreased, the filter cutoff increases. Signals on the output of the VCF (pin 10) are fed back to the resonance input (pin 2) via the resonance slider, (P2).

### 2.3.2 Voltage Controlled Amplifier (VCA)

Audio signals from the VCF are processed through the high pass filter (C3, R13 and P3) and connected to the noninverting input of A3. A3 is an operational transconductance amplifier (OTA) whose gain is a function of the current supplied to pin 5. Control voltages from the two envelope generators and the VCA gain slider are connected to $\mathbf{Q 1}$ which supplies current to the OTA. T2, the control reject trimmer, balances the inputs of the OTA to minimize the effect of control voltages on the audio output of the VCA.

### 2.3.3 AR Envelope Generator

The Attack-Release envelope generator produces a control voltage with variable rise and fall times. It is used to control the VCF or the VCA. When a gate voltage is supplied by the keyboard or the LFO through S10, Q4 turns on which charges capacitor C7 through P5, R32 and CR5. The position of P5 (Attack Slider) determines the time $\mathrm{C7}$ takes to charge up. When the gate voltage is removed, Q 4 turns off which allows Q5 to turn on. The voltage on C7 then discharges through CR6, P6, R31, and Q5. P6 (Release slider) sets the release time. Q6 and Q7 buffer the voltage on C7 and supply it to the VCA and VCF.

### 2.3.4 ADSR Envelope Generator

The Attack-Decay-Sustain-Release envelope generator produces a control voltage with variable rise and fall times. It is used to control the VCF or the VCA and a gate and trigger signal must be supplied from the keyboard or LFO to start the ADSR voltage rising.

Attack: When a gate signal ( +10 volts) is supplied through S8, Q8, Q9 and Q10 turn on which then allows Q16 to turn off. With Q16 off, a trigger applied through C9 and R55 will momentarily turn


NOTE: The ADSR is initiated with a gate and trigger voltage, and the AR envelope requires only the gate.
on Q18 and Q17. Q17 then supplies +15 volts through CR18, CR19, CR17 and R57 to hold Q18 on. Q18 and Q17 (the attack latch) now supplies +15 volts through the attack slider (P4), R43, and CR9 and charges up the integrating capacitor, C8.

Q12, Q13, and Q14 buffer the voltage on C8 and provides it to the VCA and VCF. Q15 is the peak detector which monitors the output of the ADSR. When the ADSR voltage reaches its maximum, (about +10 volts), Q15 will turn on and provide this voltage to the base of Q16 through CR15. Q16 then grounds out the voltage on the base of Q18 to unlatch Q18 and Q17 and end the attack portion of the ADSR cycle.

Decay \& Sustain: When the attack portion of the ADSR cycle has completed, the voltage on C8 is allowed to discharge through CR11, R47, and the decay slider (P15) to the emitter of Q11. The sustain slider (P16) sets the voltage level on the base of Q11. When the voltage level on the emitter of $\mathbf{Q 1 1}$ falls below the level on the base, Q11 turns off and prevents the voltage on O 8 from discharging further.

Release: When the gate is removed, the remaining voltage on C8 is discharged to ground through CR10, R44 and the release slider (P17).

### 2.4.1 Keyboard Current Source

The keyboard current source supplies constant current through thirty-six 100 ohm resistors connected in series. These resistors are a voltage divider supplying specific voltages for each key on the keyboard. The top end of the resistor chain is connected to J2-5 and the low end to J2-6. The current source produces a 3 volt drop across the entire keyboard, or 1 volt per octave. The keyboard voltage is fed to the CV memory via the CV bus rod.

Pin 7 of Z2A (high end of the resistor chain) is 0 volts when either no keys or one key is depressed and pin 6 of Z2A (low end of the resistor chain) is +3 volts. When two keys are depressed, the contacts and bus rod short out a section of the resistors in the divider chain which reduces the gain of Z1A thereby raising the voltage on $\mathrm{Z2A}$ pin 7. This voltage increase represents the voltage difference between two held keys. When this difference voltage is subsequently added to the control voltage at the control input of VCO 2 (Bd. B), high note priority control over the pitch of VCO 2 is produced.

### 2.4.2 Control Voltage Memory

Control voltages supplied from the keyboard CV bus are buffered by a unity gain amplifier, Z4A. This voltage is then supplied to the memory capacitor C8 through the portamento slider ( R 30 ) and the gating FET (Q3). Q 3 is turned on by the gate generator circuit only while a key is depressed. Q4 and Z4B are a FET follower with high input impedance to buffer the voltage on capacitor C8. J3-1 and J3-2 are connected to the portamento footswitch jack so that the portamento slider can be bypassed while the footswitch is plugged in.

### 2.4.3 Pitch Bend

Pitch Bend: The Pitch Bend control supplies an offset voltage to $\mathrm{Z2B}$ to be summed with the control voltage from Z4B (CV memory). CR3 and CR4 create a 'dead' zone when the control is centered and R27 calibrates the output to exactly plus and minus a volt.

### 2.4.4 PPC

The PPC circuit contains three resistive carbon strips, three conductive rubber strips and various summing resistors. Each end of the carbon strip is connected to a designated voltage source, while each end of the conductive rubber is making contact with the summing resistors. As the PPC button is depressed, the
conductive rubber makes contact at various points on the carbon strip which, in turn, provides various degrees of control voltage to the summing resistors. The conductive rubber is tapered so that maximum sensitivity is achieved at the top of the button.

### 2.4.5 Transpose Switch

Transpose: The transpose switch also supplies an offset voltage to Z 2 B to be summed with the control voltage from Z4B. R23 calibrates the output to exactly plus and minus 2 volts.

### 2.4.6 Summing Circuit

Summing: The output of $\mathrm{Z4B}$ is +3 volts when high ' $C$ ' is depressed and 0 volts when low ' $C$ ' is depressed. This control voltage is summed with the offset voltages from the transpose and pitch bend circuits on the input of $\mathrm{Z2B}, \mathrm{Z2B}$ is a unity gain inverter whose output will be 0 volts with low ' $C$ ' depressed (pitch bend and transpose in the normal position) and +3 volts with high ' C ' depressed. This voltage is supplied to the VCOs on Board B (pitch control) and the VCF on Board C (filter cutoff control).

### 2.4.7 Gate Generator

Each gate contact on the keyboard is connected to a 2.2 K ohm resistor to ground. When a key is depressed the gate bus voltage drops from +15 volts to about +10 volts which turns on Q1. Q1 supplies two gate signals:

| SIGNAL: | Key up: | Key down: Location: |  |
| :--- | :--- | :--- | :--- |
| CV Memory | -15 V | +15 V | Q1 colf. |
| Gate out | 0 V | +10 V | $J 4-3$ |
|  |  |  |  |



### 2.4.8 Trigger Generator

When a key is depressed, the gate bus voltage drops from +15 volts to about +10 volts. Additional key depressions will drop this voltage still further. These voltage transitions are coupled through capacitor C1 and R4 to Q2. Capacitor C 2 is charged to +15 volts by Q2 when a key is depressed. Z1C and Z1D are CMOS nand gates (threshold is +7.5 volts). As C2
charges up, Z1D pin 11 will produce a 10 millisecond pulse (the pulse width is determined by $\mathbf{C 2}$ ) which is supplied to 08 . 08 will conduct during the fall of the pulse from Z1D to provide a +10 volt trigger pulse ( 20 microsecond duration) to Board C and B. Trigger pulses from external sources are coupled through C20, Z1A and Z 1 B to $\mathrm{O8}$. $\mathrm{Z1A}$ and $\mathrm{Z1B}$ are connected in parallel to increase drive.

### 2.4.9 Noise Generator

The noise generator circuit produces 10VPP white and pink noise signals which are supplied to the VCF
audio input and the $\mathrm{S} / \mathrm{H}$ mixer. The noise is obtained by amplifying a reversed biased transistor junction (05) in avalanche break down. 05 is a transistor selected for optimum avalanche characteristics and therefore has good noise producing capability. Q6 is a buffer and $\mathbf{Z 5}$ amplifies and clips the noise signal. Z3 filters the noise to provide pink noise to the VCF and $\mathrm{S} / \mathrm{H}$.

NOTE: The more recent model Odysseys employ a zener diode instead of a noise transistor. See the revisions section 1.4 .4 for the circuit change.

## CIRCUIT DESCRIPTIONS (Board B-II)

### 2.5.1 Sample \& Hold (S/H)

The sample and hold circuit provides a DC voltage output by sampling and storing the instantaneous voltage level of signals on its input each time a trigger pulse is provided. This stored voltage is held until the next trigger pulse occurs. Signals which are to be sampled are applied to pin 3 of Z1A. Z1A amplifies and buffers the signal and supplies it to Q1. When a trigger from either the LFO or the keyboard is received through C3, Q1 conducts just long enough for the memory capacitor (C1) to assume the new voltage level. Then Q 1 turns off until another trigger is supplied. Q2 and Z2A are a FET op amp follower which buffers the voltage on C 1 and provides it to the lag circuit (R15 and C2) and the output buffer (Z2B).


### 2.5.2 Low Frequency Oscillator (LFO)

The LFO produces a triangle and a square wave output in a frequency range from about. 1 Hz to 25 Hz . Z5A and $\mathrm{C7}$ are an integrator which charges from current passing through R33. $\mathrm{Z5B}$ is a hysteretic switch whose output switches from -15 volts to +15 volts when the output of $Z 5 A$ reaches +5 volts. This change in output polarity then reverses the direction of current through R33 and the rate control (R34) and thus the direction of integration of the output
of $\mathrm{Z5A}$. When the output of $\mathrm{Z5A}$ reaches 5 volts, the output of $25 B$ switches back to -15 volts and the cycle repeats. An LFO reset pulse is supplied from 04 every time a key is depressed. 05 is turned on momentarily by the LFO reset pulse and discharges the integrating capacitor (C7) thus reinitializing the LFO output to zero.

### 2.5.3 Voltage Controlled Oscillators (VCO)

Control voltages from the keyboard, initial frequency and fine tune sliders, the sample and hold circuit, LFO square wave and sine wave, and the ADSR are summed on the base of 06 . 06 and 07 are a linear voltage to exponential current generator; for every volt applied to the control input of the VCO from the keyboard, 06 will conduct twice as much current. C11 is the integrating capacitor; it is initially charged to 15 volts and discharges through R61 and $\mathrm{Q7}$ towards ground. $\mathbf{Q 7}$ determines the discharge current of the capacitor and therefore the period of oscillation. Q9 buffers the voltage on C11 and supplies it to a comparator, Z3B and Z3A. Pin 2 of Z3A is fixed at about +7.5 volts. When the voltage on pin 4 of Z3B decreases to below +7.5 volts, Z3A turns on Q 11 which supplies +15 volts to the gate of Q8. $\mathrm{O8}$ then charges capacitor C 11 back to +15 volts to start the cycle over again.

R63. C10 and R59 supply current to 07 as the frequency of the oscillator is increased to prevent the oscillator from going flat due to the recovery time of the circuit. Q 12 is a phase splitter which takes the sawtooth from pin 3 of $\mathrm{Z3}$ and supplies it to the oscillator output and the pulse converter. The waveform on the emitter of Q12 is 7.5VPP negative going ( +7.5 volts offset), and the collecter is about 5VPP positive going (zero referenced).

Sawtooth To Pulse Converter: Z3C and Z3D is a
comparator with R86 and R87 setting the switch point at +7.5 volts. The sawtooth wave from the oscillator is supplied to the comparator through R75 and C12. Z3E supplies an offset current to raise or lower the DC level of the sawtooth wave to change

the point at which the comparator switches. When the pulse width sliders on the front panel are at minimum, the comparator will switch exactly in the middle of the sawtooth slope, producing a square wave ( $50 \%$ duty cycle). The output of the comparator (Z3, pin 8) is processed through Z4A which inverts the shapes of the pulse output.

### 2.5.4 Ring Modulator

The ring modulator utilizes two CMOS nand gates (Z4B and Z4C) and O20 in an 'exclusive or' function. Square waves from VCO 1 and VCO 2 are supplied to pin 5 and pin 8 of $Z 4$ and the output is taken from the emitter of Q20.

CIRCUIT DESCRIPTIONS (Board C-II)

### 2.6.1 Voltage Controlled Filter (VCF)

Audio signals from both VCOs, the ring modulator, and the noise generator are applied to the audio input of the voltage controlled filter (pin 1, M1) through C1 and C13. Control voltages from $\mathrm{S} / \mathrm{H}$, LFO, KYBD CV, and the envelope generators (ADSR and AR) are summed and inverted by $\mathrm{Z1}$. The control input of the VCF accepts negative going control voltages; as the voltage on TP- 1 is decreased, the filter cutoff increases. Signals on the output of the VCF (pin 10) are fed back to the resonance input (pin 2) via the resonance slider (R73).

### 2.6.2 Voltage Controlled Amplifier (VCA)

Audio signals from the VCF are processed by the high pass filter (C3, R13 and R74) and connected to the noninverting input of Z2. Z2 is an operational transconductance amplifier (OTA) whose gain is a function of the current supplied to pin 5. Control voltages from the two envelope generators and the VCA gain slider are connected to Q1 which supplies current to the OTA. R70, the control reject trimmer, balances the inputs of the OTA to minimize the effect of control voltages on the audio output of the VCA.

### 2.6.3 AR Envelope Generator

The Attack-Release envelope generator produces a control voltage with variable rise and fall times. It is used to control the VCF or the VCA. When a gate voltage is supplied by the keyboard or the LFO through S10, 04 turns on. which charges capacitor C7 through R76, R32 and CR5. The position of R76 (attack slider) determines the time C7 takes to charge up. When the gate voltage is removed, O 4
turns off which allows $\mathbf{0 5}$ to turn on. The voltage on C7 then discharges through CR6, R77, R31, and O5. R77 (release slider) sets the release time. 06 and $\mathrm{Q7}$ buffer the voltage on C7 and supply it to the VCA and VCF.

### 2.6.4 ADSR Envelope Generator

The Attack-Decay-Sustain-Release envelope generator produces a control voltage with variable rise and fall times. It is used to control the VCF or the VCA. A gate and trigger signal must be supplied from the keyboard or LFO to start the ADSR voltage rising.

Attack: When a gate signal ( +10 volts) is supplied through S8, O8, Q9 and Q10 turns on which then allows Q16 to turn off. With Q16 off, a trigger applied through C9 and R55 will momentarily turn on Q 18 and Q17. $\mathbf{Q} 17$ then supplies +15 volts through CR18, CR19, CR17 and R57 to hold Q18 on. 018 and 017 (the attack latch) now supplies +15 volts through the attack slider (R85), R43, and CR9 and charges up the integrating capacitor, C8.

012, Q13 and Q14 buffer the voltage on C8 and provides it to the VCA and VCF. O15 is the peak detector which monitors the output of the ADSR. When the ADSR voltage reaches its maximum, (about +10 volts), Q15 will turn on and provide this voltage to the base of Q16 through CR15. O16 then grounds out the voltage on the base of Q18 to unlatch Q18 and Q17 and end the attack portion of the ADSR cycle.

Decay \& Sustain: When the attack portion of the ADSR cycle has completed, the voltage on C8 is allowed to discharge through CR11, R47 and the decay slider (R86) to the emitter of Q11. The sustain
slider (R87) sets the voltage level on the base of Q11. When the voltage level on the emitter of Q11 falls below the level on the base, 011 turns off and prevents the voltage on 08 from discharging further.

Release: When the gate is removed, the remaining voltage on C8 is discharged to ground through CR10, R44 and the release slider (R88).

## CIRCUIT DESCRIPTIONS (Power Supply)

-15 Volt Supply: The -15 volt supply derives its regulation from the +15 volt supply through R8. When the output of the -15 volt supply is at the correct voltage, the junction of R8 and R12 is zero volts. The base of $\mathbf{Q 2}$ is referenced to zero volts through R9. Should the output of the minus supply increase, the voltage on the base of Q 3 will also increase which begins to turn off Q3. Q2 conducts more current which requires Q 4 to conduct more. Q4 drives the pass transistor (O5) which then conducts more current thereby lowering the output to -15 volts.
+15 Volt Supply: Z 1 contains a voltage reference which supplies +7.4 volts to pin 6 of $\mathrm{Z1}$. This voltage
is connected through pin 5 to the noninverting input of an op amp. The output of the op amp is connected to an emitter follower, also located in $\mathrm{Z1}$, which controls the pass transistor (O1). Should the output of the power supply change, the voltage at the junction of R3 and R6 will supply the inverting input of the op amp in $\mathrm{Z1}$ with the voltage difference. The op amp will then supply a correction voltage to the emitter follower and pass transistor and bring the power supply's voltage to normal.

Short circuit protection: R2 and the transistor in Z 1 connects to pins 2 and 3 limit the +15 supply's current to a maximum of 180 milliamps. Q6 and R16 limit the -15 supply's current to a maximum of 150 milliamps.

[^0]SECTION 3 TRIM PROCEDURES NOTE: The following procedures must be performed in the order presented.
3.1 Power Supply-I Trim Procedure NOTE: Always execute Power Supply trims first.

| REF. | TRIMMER | TRIM PROCEDURE |
| :---: | :---: | :---: |
| T2 | +15 VOLT SET | 1. Monitor the power supply's +15 volt output with a digital voltmeter. <br> 2. Adjust $\mathbf{T} 2$ for exactly +15.00 volts. |
| T1 | -15 VOLT SET | 1. Set T2 (+15 volts) first. <br> 2. Put the digital voltmeter's ground lead on the power supply's -15 volt output and put the meter's plus lead on the power supply's ground output. <br> 3. Adjust T 1 for exactly $\mathbf{+ 1 5 . 0 0}$ volts (reversed polarity). |
| 3.2 Board A-I Trim Procedures |  |  |
| T1 | V/OCT | 1. Monitor pin 8 on Board A (CV-1 on the interconnecting board) with a digital volt meter. <br> 2. Put the TRANSPOSE switch in the DOWN 2 OCTAVES position. <br> 3. Pin low ' C ' on the keyboard. <br> 4. Measure the voltage on pin 8 (CV-1). <br> 5. Pin high ' C ' on the keyboard. <br> 6. Adjust the V/OCT trimmer on Board $\mathrm{A}(\mathrm{T} 1)$ for exactly 3 volts higher than the voltage measured in step 4. |
| T3 | NORM | 7. Pin low ' C ' on the keyboard. <br> 8. Put the TRANSPOSE switch in the NORMAL position. <br> 9. Adjust the NORM trimmer (T3) for exactly 2 volts higher than step 4. |
| T4 | UP 2 OCT | 10. Put the TRANSPOSE trimmer in the UP 2 OCTAVES position. <br> 11. Adjust the UP 2 OCT trimmer on Board $A(T 4)$ for exactly 4 volts higher than step 4. |
| T2 | 2ND VOICE | 12. Put the TRANSPOSE switch in the NORMAL position. <br> 13. Monitor pin 6 on Board A (CV-2 on the interconnection board) and measure the exact voltage with a DVM (should be about 15 millivolts). <br> 14. Put the TRANSPOSE switch in the UP 2 OCTAVES position. <br> 15. Adjust the 2ND VOICE trimmer on Board A (T2) for exactly the same voltage as measured in step 13. |

### 3.3 Board B-I (\& B-II) Trim Procedures NOTE: The reference numbers for the B-II boards are in parenthesis.

1. Put the TRANSPOSE switch in the normal position.
2. Depress a key in the middle of the keyboard.
3. Monitor TP-5 (square wave output) with an oscilloscope.
4. Adjust the VCO 1 (or VCO 2) COARSE FREOUENCY slider to display exactly one complete cycle.
5. Adjust the $50 \%$ PULSE WIDTH trimmer until the duty cycle of the waveform is exactly $50 \%$ (exactly square).
6. Monitor TP-5 in VCO 1 (or VCO 2) with either an oscilloscope or a frequency counter.
7. Put the VCO 1 (or VCO 2) COARSE FREQUENCY slider DOWN fully.
8. Put the VCO 1 (or VCO 2) FINE TUNE slider exactly in the MIDDLE.
9. Pin low ' $C$ ' on the keyboard (transpose switch midposition).
10. Adjust the VCO CAL trimmer for a 50 msec . period, or 20 Hz .

Board B-I \& B-II Trim Procedures (Continued)

| REF. | TRIMMER | TRIM PROCEDURE |
| :---: | :---: | :---: |
| T1, T4 T7 <br> (R104, R44, R56) | VCO V/OCT | 1. Set the following sliders on the front panel at maximum: VCO 1 (square wave) to AUDIO MIXER, VCF FREQUENCY, VCA GAIN. <br> 2. Put all other sliders on the front panel down. <br> 3. Put the TRANSPOSE and PITCH BEND controls in the NORMAL position. <br> 4. Put the VCO 1 range slide switch in the KYBD ON position. <br> 5. Put the VCO 2 SYNC switch in the OFF position. <br> 6. Monitor the HIGH OUTPUT of the Odyssey with a frequency counter or strobe tuner. <br> 7. Pin low ' C ' on the keyboard. <br> 8. Adjust VCO 1 COARSE FREQUENCY slider for exactly 100 Hz (or ' C ' on the strobe tuner). <br> 9. Pin high ' C ' on the keyboard. <br> 10. Using the VCO 1 V/OCT trimmer on Board B, adjust the frequency of VCO 1 to exactly 800 Hz (or 'C' three octaves higher on a strobe tuner). <br> 11. Repeat steps 7 through 10 until the frequency of VCO 1 is correct on low ' C ' and high ' C '. <br> 12. Pin low ' C ' on the keyboard. <br> 13. Raise the VCO 2 (square wave) slider to the AUDIO MIXER. <br> 14. Adjust the VCO 2 COARSE and FINE TUNE sliders until VCO 2 is exactly in tune with VCO 1. <br> 15. Pin high ' $C$ ' on the keyboard. <br> 16. Using the VCO $2 \mathrm{~V} / O C T$ trimmer on Board B, adjust the frequency of VCO 2 until it is exactly the same as VCO 1. <br> 17. Repeat steps 12 through 16 until the frequency of VCO 2 is the same as VCO 1 on low ' $C$ ' and high ' $C$ '. <br> 19. Pin high ' $C$ ' on the keyboard. <br> 20. Depress and release low ' $C$ ' (while high ' $C$ ' is pinned). <br> 21. Adjust the VCO 2ND VOICE V/OCT trimmer on Board B until the pitch of oscillator does not change in step 20. |

THE FOLLÓWING ADJUSTMENT IS FOR THE MODEL 2800 ONLY.
22. Pin low 'C' on the keyboard.
23. Raise the VCO 1 (square wave) slider in the AUDIO MIXER.
24. Adjust VCO 1 \& 2 FINE TUNE sliders so that VCO $1 \& 2$ are in unison.
25. Set the TRANSPOSE switch to the UP 2 OCTAVES position.
26. If the two oscillators are not exactly in tune with each other, adjust the 2nd VOICE TRIMMER on BOARD A until the two oscillators are zero beating.


### 3.4 Board C-I Trim Procedures

| REF. | TRIMMER | TRIM PROCEDURE |
| :---: | :---: | :---: |
| T4 | VCF BAL | 1. Put the VCF RESONANCE slider at MAXIMUM. <br> 2. Monitor pin 10 of the 4023 module with an oscilloscope. <br> 3. Put all other sliders on the front panel DOWN. <br> 4. Adjust the VCF FREQUENCY slider for a sine wave of about 1000 Hz . <br> 5. Measure the peak to peak amplitude of the sine wave on pin 10. <br> 6. Measure the peak to peak amplitude of the sine wave on pin 9 of the 4023 (should be about half the amplitude of pin 10). <br> 7. Adjust the BAL trimmer on Board $C$ until the sine wave on pin 9 is exactly half the amplitude of the sine wave on pin 20. |
| T3 | VCF CUTOFF | 1. Put the VCF RESONANCE slider at MAXIMUM. <br> 2. Put all other sliders on the front panel DOWN. <br> 3. Monitor pin $\mathbf{1 0}$ of the $\mathbf{4 0 2 3}$ module with an oscilloscope or frequency counter. <br> 4. Adjust the VCF CUTOFF trimmer for a 62.5 msec . period, or, 16 Hz . |
| T5 | VCF V/OCT | 1. Put the following sliders at MAXIMUM: VCF RESONANCE, VCA GAIN, and VCF KYBD CV. <br> 2. Put all other sliders on the front panel DOWN. <br> 3. Pin low 'C' on the keyboard. <br> 4. Monitor the HIGH OUTPUT of the Odyssey with a frequency counter. <br> 5. Adjust the VCF FREOUENCY slider for 100 Hz . <br> 6. Pin high ' $C$ ' on the keyboard. <br> 7. Adjust the VCF V/OCT trimmer on Board C for 800 Hz . <br> 8. Repeat steps 3 through 7 until the frequency of the VCF is correct on low ' $C$ ' and high ' $C$ '. |
| T1 | VCA GAIN | 1. Put the following sliders at MAXIMUM: VCO 2 'SQUARE WAVE' to the AUDIO MIXER, VCF FREQUENCY, and VCA GAIN. <br> 2. Put all other sliders on the front panel DOWN. <br> 3. Measure the peak to peak amplitude of the waveform on pin 10 of the 4023 module with an oscilloscope. <br> 4. Monitor the HIGH OUTPUT of the Odyssey with an oscilloscope. <br> 5. Adjust the VCA GAIN trimmer on Board C so that the amplitude of the waveform on the output of the Odyssey is that same as the amplitude measured in step 3. |

VCA CVR

1. Put the following sliders at MAXIMUM: VCA 'ADSR', and LFO FRE. QUENCY.
2. Put the ADSR 'DECAY' slider at ONE-FOURTH.
3. Put all other sliders on the front panel DOWN.
4. Put the three slide switches under the ADSR sliders DOWN.
5. Monitor the HIGH OUTPUT of the Odyssey with an oscilloscope (set to about .5 volts per division).
6. Adjust the VCA CVR trimmer on Board C for the minimum amplitude signal on the output of the Odyssey.

### 3.5 Power Supply-II Trim Procedures

| REF. | TRIMMER | TRIM PROCEDURE |
| :---: | :--- | :--- |
| R5 | +15 VOLT SET | 1. Monitor the power supply's +15 volt output with a digital voltmeter. <br> 2. Adjust R5 for exactly +15.00 volts. |
| R11 | -15 VOLT SET | 1. Set R5 (+15 volts) first. <br> 2. Put the digital voltmeter's ground lead on the power supply's -15 volt <br> output and put the meter's plus lead on the power supply's ground output. <br> 3. Adjust R11 for exactly +15.00 volts (reversed polarity). |

THE FOLLOWING PROCEDURE RECALIBRATES THE + 15 VOLT SUPPLY SO THAT THE CV OUTPUT JACK WILL PROVIDE EXACTLY 1 V/OCT. THIS TRIM PROCEDURE MUST BE PERFORMED WHEN THE ODYSSEY IS TO BE USED AS A MASTER' SYNTHESIZER.

R5 $\quad+3 \vee \mathrm{CV}$ SET

1. Connect a digital voltmeter to the CV OUTPUT jack on the rear of the Odyssey.
2. Pin low ' C ' on the keyboard (transpose and pitch bend normal).
3. Measure the exact voltage on the CV output (millivolt range).
4. Pin high ' $C$ ' on the keyboard.
5. Re-adjust the +15 volt trimmer (R5) for EXACTLY +3.00 volts higher than the voltage measured in step 3.
6. Perform the $\mathrm{A}-\mathrm{II}$ trim procedure and the $\mathrm{B}-\mathrm{II}$ (or $\mathrm{B}-\mathrm{I}$ ) trim procedure.

### 3.6 Board A-II Trim Procedures

R23
TRANSPOSE

1. Perform the PWR SUP-II trim procedure.
2. Perform the V/OCT section of the Board $\mathrm{B}-\mathrm{I}$ (or $\mathrm{B}-\mathrm{II}$ ) trim procedure.
3. Put the following sliders at MAXIMUM: VCO 1 (square wave) to the AUDIO MIXER, VCF FREQUENCY, and VCA GAIN.
4. Put all other sliders on the front panel DOWN.
5. Put the TRANSPOSE switch in the NORMAL position.
6. Pin low ' $C$ ' on the keyboard.
7. Connect a frequency counter or strobe tuner to the HIGH OUTPUT of the Odyssey.
8. Adjust the VCO 1 COARSE FREQUENCY and FINE TUNE sliders to 100 Hz or ('C' on a strobe tuner).
9. Put the TRANSPOSE switch in the UP 2 OCT position.
10. Adjust the TRANSPOSE trimmer (R23) for exactly 400 Hz (or ' C ' two octaves higher than step 8).
11. Perform the PWR SUP-II trim procedure.
12. Perform the V/OCT section of the Board B-I (or B-II) trim procedure.
13. Put the following sliders at MAXIMUM: VCO 1 (square wave) to the AUDIO MIXER, VCF FREQUENCY, and VCA GAIN.
14. Put all other sliders on the front panel DOWN.
15. Put the PITCH BEND control in the CENTER.
16. Pin low ' C ' on the keyboard.
17. Connect a frequency counter or strobe tuner to the HIGH OUTPUT of the Odyssey.
18. Adjust the VCO 1 COARSE FREQUENCY and FINE TUNE sliders to 100 Hz (or ' C ' on a strobe tuner).
19. Put the PITCH BEND control fully CLOCKWISE.
20. Adjust the PITCH BEND trimmer (R26) for exactly 200 Hz (or ' C ' one octave higher than step 8).
3.7 Board B-II Trim Procedures (See Section 3.3 on page 14)

### 3.8 Board C-II Trim Procedures

| REF. | TRIMMER | TRIM PROCEDURE |
| :---: | :---: | :---: |
| R67 | VCF BAL | 1. Put the following sliders at MAXIMUM: VCA GAIN, and LFO FREQUENCY. <br> 2. Put the ADSR 'DECAY' slider at ONE-FOURTH. <br> 3. Put all other sliders on the front panel DOWN. <br> 4. Put the three slide switches under the ADSR sliders DOWN. <br> 5. Monitor the HIGH OUTPUT of the Odyssey with an oscilloscope (set to about .5 volts per division). <br> 6. Adjust the VCF BAL trimmer on Board C for the minimum amplitude signal on the output of the Odyssey. |

1. Put the VCF RESONANCE slider at MAXIMUM.
2. Put all other sliders on the front panel DOWN.
3. Monitor pin 10 of M 1 with an oscilloscope or frequency counter.
4. Adjust the VCF CUTOFF trimmer for a 62.5 msec . period, or, 16 Hz .
5. Put the following sliders at MAXIMUM: VCF RESONANCE, VCA GAIN, and VCF KYBD CV.
6. Put all other sliders on the front panel DOWN.
7. Pin low ' C ' on the keyboard.
8. Monitor the HIGH OUTPUT of the Odyssey with a frequency counter.
9. Adjust the VCF FREQUENCY slider for 100 Hz .
10. Pin high ' $C$ ' on the keyboard.
11. Adjust the VCF V/OCT trimmer on Board C for 800 Hz .
12. Repeat steps 3 through 7 until the frequency of the VCF is correct on low ' $C$ ' and high ' $C$ '.
13. Put the following sliders at MAXIMUM: VCO 1 'SQUARE WAVE' to the AUDIO MIXER, VCF FREQUENCY, and VCA GAIN.
14. Put all other sliders on the front panel DOWN.
15. Monitor the HIGH OUTPUT of the Odyssey with an oscilloscope.
16. Adjust the VCA GAIN trimmer on Board C so that the amplitude of the waveform on the output of the Odyssey is 2VPP.
17. Put the following sliders at MAXIMUM: VCA 'ADSR', and LFO FREQUENCY.
18. Put the ADSR 'DECAY' slider at ONE-FOURTH.
19. Put all other sliders on the front panel DOWN.
20. Put the three slide switches under the ADSR DOWN.
21. Monitor the HIGH OUTPUT of the Odyssey with an oscilloscope (set to about .5 volts per division).
22. Adjust the VCA CVR trimmer on Board C for the minimum amplitude signal on the output of the Odyssey.

### 4.1 Board A-I Test Points

| TEST POINT | FUNCTION | SET UP | SPECIFICATIONS |
| :---: | :---: | :---: | :---: |
| TP-1 | 2ND VOICE CV OUTPUT | 1. No keys depressed | OV |
|  |  | 2. High ' $C$ ' and low ' $C$ ' both depressed. | +3V |
| TP-2 | CURRENT SOURCE | 1. Transpose switch: Down 2 octaves (no keys depressed). | +3V |
|  |  | 2. Transpose switch: Normal position. | +5V |
|  |  | 3. Transpose switch: Up 2 octaves. | +7V |
| TP-3 | CV BUFFER | 1. Depress and hold low ' $C$ ' (transpose switch in the normal position). | +2V |
|  |  | 2. Depress and hold high ' C '. | $+5 \mathrm{~V}$ |

4．2 Board B－I Test Points

| test point | Function | SET UP | SPECIFICATIONS |
| :---: | :---: | :---: | :---: |
| TP－1 | SAWTOOTH $\text { (VCO } 1 \text { \& 2) }$ | 1．Initial frequency sliders midposition． <br> 2．All other sliders down． |  |
| TP－2 | RESET PULSE （VCO 1 \＆2） | 1．Initial frequency sliders midposition <br> 2．All other sliders down． |  |
| TP－3 | Q6，RESET PULSE （VCO 1 \＆2） | 1．Initial frequency sliders midposition． <br> 2．All other sliders down． |  |
| TP－4 | SAWTOOTH WAVE <br> （VCO 1 \＆2） | 1．Initial frequency sliders midposition． <br> 2．All other sliders down． |  |
| TP－5 | SQUARE <br> WAVE <br> OUTPUT <br> （VCO 1 \＆2） | 1．Initial frequency sliders midposition． <br> 2．All other sliders down． | $円 \square \square \square \square \square \square \square^{+} 5 \mathrm{~V}$ |
| TP－6 | SAWTOOTH OUTPUT （VCO 1 \＆2） | 1．Initial frequency sliders midposition． <br> 2．All other sliders down． | ローム |
| TP－7 | LFO <br> TRIANGLE OUTPUT | 1．LFO frequency slider up． |  |
| TP－8 | LFO <br> SQUARE WAVE OUTPUT | 1．LFO frequency slider up． |  |
| TP－9 | S／H OUTPUT | 1． $\mathrm{S} / \mathrm{H}$ mixer slider＇noise＇up． <br> 2．LFO trigger mode：LFO <br> 3．LFO Frequency slider up． | $\sqrt[\square]{\square} \sqrt{\square} \cdot \mathrm{V}^{2}$ |

4.3 Board C-I Test Points

. Pin high ' $C$ ' on the keyboard.

1. Raise the VCF
'VO 1 Sawtooth' slider.
2. Raise the initial filter frequency slider.
3. Put all other sliders down.
4. Raise the VCF
'VCO 1 Sawtooth' slider.
5. Raise the initial filter frequency slider.
6. Raise the VCA gain slider.
7. Put all other sliders down.
8. All repeat slide switches under the ADS UP.
9. Depress and release a key.

TP-4
GATE
BUFFER
3. Repeat switch:

AUTO position (down).

1. AR attack slider: $1 / 2$

TP-5

TP-6
ADS OUTPUT
2. $A R$ release slider $: 1 / 2$
3. Depress and release a key (all repeat switches up).

1. ADSR attack slider: $1 / 2$
2. ADSR decay slider: $1 / 2$
3. ADSR sustain slider: $1 / 2$
4. ADSR release slider: $1 / 2$
5. Depress and release a key (all repeat switches up).

 2 V $\square$



4.4 Board A-II Test Points

| TEST POINT | FUNCTION | SET UP | SPECIFICATIONS |
| :---: | :---: | :---: | :---: |
| TP-1 | CURRENT SOURCE \& 2ND VOICE CV GENERATOR | 1. No keys depressed. | OV |
|  |  | 2. Both low ' $C$ ' and high ' $C$ ' held. | +3V |
| TP-2 | $\begin{aligned} & \text { CV } \\ & \text { BUFFER } \end{aligned}$ | 1. Depress and hold low ' C '. | +3V |
|  |  | 2. Depress and hold high ' C '. | OV |
| TP-3 | CV MEMORY | 1. Depress and release low ' C '. | +3 V (Should not change more than 20 millivolts in one minute.) |
|  |  | 2. Depress and release high ' $C$ '. | OV (should not change more than 20 millivolts in one minute.) |
| TP-4 | CV OUTPUT | 1. Transpose and Pitch Bend: Normal <br> 2. Depress and release low ' $C$ '. | OV |
|  |  | 3. Depress and release high ' C '. | +3V |
| TP-5 | GATE BUS | 1. All keys up. | +15V |
|  |  | 2. Depress any key. | +10V |
| TP-6 | MEMORY GATE | 1. All keys up. | -13V |
|  |  | 2. Depress any key. | +15V |
| TP-7 | GATE OUT | 1. All keys up. | OV |
|  |  | 2. Depress any key. | +12V |
| TP-8 | TRIGGER OUT | 1. Depress any key. |  |
| TP-9 | WHITE NOISE | 1. Put NOISE switch in the WHITE position. |  |
| TP-10 | PINK NOISE | 1. Put NOISE switch in PINK position. |  |

4.5 Board B-II Test Points

| TEST POINT | FUNCTION | SET UP | SPECIFICATION |
| :---: | :---: | :---: | :---: |
| TP-1 |  | 1. Initial frequency sliders midposition. <br> 2. All other sliders down. |  |
| TP-2 | SAWTOOTH (VCO 1 \& 2) | 1. Initial frequency sliders midposition. <br> 2. All other sliders down. |  |
| TP-3 | $\begin{aligned} & \text { RESET PULSE } \\ & \text { (VCO } 1 \& 2 \text { ) } \end{aligned}$ | 1. Initial frequency sliders midposition. |  |
| TP-4 | SAWTOOTH TO PULSE (VCO 1 \& 2) | 1. Initial frequency sliders midposition. <br> 2. All other sliders down. |  |
| TP. 5 | SQUARE WAVE OUTPUT (VCO 1 \& 2) | 1. Initial frequency sliders midposition. | $)_{-}^{\cdots} \square_{-}^{\cdots} \square_{-}^{\cdots+5} 5$ |
| TP-6 | SAWTOOTH OUTPUT (VCO 1 \& 2) | 1. Initial frequency sliders midposition. <br> 2. All other sliders down. |  |
| TP-7 | LFO TRIANGLE OUTPUT | 1. LFO frequency slider up. |  |
| TP-8 | LFO SQUARE WAVE OUTPUT | 1. LFO frequency slider up. |  |
| TP-9 | S/H OUTPUT | 1. $\mathrm{S} / \mathrm{H}$ 'noise' slider up. <br> 2. LFO/KYBD slider switch up (LFO) <br> 3. LFO frequency slider up. |  |
| TP-10 | ADSR INVERTER | 1. Put all ADSR sliders at $1 / 2$. <br> 2. Depress any key (repeat switches all up). |  |
| TP-11 | TRIGGER PROCESSOR | 1. Depress any key. |  |

4.6 Board C-II Test Points


1. Raise the VCF 'VCO 1 Sawtooth' slider.
2. Raise the initial filter frequency slider.
3. Raise the VCA gain slider.
4. Put all other sliders down.
5. All repeat slide switches under the ADSR UP.
6. Depress and release a key.


TP. 4

TP-5
AR OUTPUT

1. $A R$ attack slider: $1 / 2$
2. AR release slider: $1 / 2$
3. Depress and release a key (all repeat switches up).

4. ADSR attack slider: $1 / 2$
5. ADSR decay slider: $1 / 2$
6. ADSR sustain slider: $1 / 2$
7. ADSR release slider: $1 / 2$
8. Depress and release a key (all repeat switches up).











## ARP ODYSSEY Model 2800 ASSEMBLY Board C-I








## SECTION 7 PARTS LIST

### 7.1 BOARD A-I

REFERENCE
A1, 2
A3, 4
Q6,8
Q2,3
Q9
Q1,4,5
CR1-6
P2
P1
T3,T4
$T 1$
T2
C8
C2
C4,5
S1
S2
7.2 BOARD B-I

REFERENCE
A1,2,
A3
Z1,2
Q1,9,10,16,17,18
Q7,14
Q4/5,Q11/12
Q2,8,15
Q3
Q6,13
CR1-3,5-12
CR4
C12,16
C10,11
R32,44
P16
P5,6,7,10,11,
P1,2,3,4,8,9,12,
13,14,15
T1,4,7
T2,3,5,6
S1-11
7.3 BOARD C-I

| REFERENCE | ARP PART NUMBER |
| :--- | :--- |
| M1 | 4023 |
| A1 | 5601901 |
| A2 | 5601501 |
| Q12 | 1304601 |
| Q2,3,4,6.8, |  |
| $10,13,16,18$ | 1301701 |
| Q2,5,7,9,11, |  |
| $14,15,17$ | 1302801 |
| CR1-22 | 1200301 |
| C7,8 | 1100602 |
| P3,5,6,14,15,17 | 1001203 |

ARP/MFG NUMBER
A-2801-008A/SL 19988
A-2801-009/SL1 9986
IMF3958
2N5172
A2802-014-1
2N6076
IN4148
B2801-006-1B
B-2801-010-1 A
U201 R251B
R201R102B
U201R103B
WCR1P47
$150 \mathrm{D} 406 \times 90108$
G-0-001-G-10-0
02-481-0001
02-481-0006

ARP/MFG NUMBER
A2801-008A
A4024-006-2B
A2803-002A
2N5172
2N6076
APL4027-008
2N5461
A2803-003-1B
A2803-003-2B
1N4148
1N34
DM-15-681K
Tag-00-10/35-50/20
SA-21
B2801-006-1D
B2801-006-2B

B2801-006-3B
U201R103B
U201R104B
01-481-0006

| ARP/MFG NUMBER | DESCRIPTION |
| :--- | :--- |
|  | 4023 VCF MODULE |
| A-2801-009-1 | OP AMP (LM3OIAN) |
| B4023-006-2B | OP TRANSCONDUCTANCE AMP |
| TZ81 | TRANSISTOR,NPN |
| 2N5172 |  |
|  | TRANSISTOR,NPN |
| 2N6076 |  |
| 1N4148 | TRANSISTOR,PNP |
| TAG-00-3.3/20-10/10 | DIODE,SIGNAL |
| B2801-006-1D | CAP.,TANT.3.3Uf 10\% 20V |

DESCRIPTION
DUAL OP AMP (SEL LM1458)
OP AMP (SEL LM301AN)
DUAL N-CHANNEL FET
TRANSISTOR, NPN
TRANSISTOR, NOISE (SEL 2N5172)
TRANSISTOR, PNP DIODE, SIGNAL
SLIDE POT, 1 M LOG
ROTARY POT, IOK LIN
TRIM POT,250
TRIM POT,IK
TRIM POT,10K
CAP.POLYCARB .47uf 10\% 100 V
CAP.TANT .47uf $10 \%$ 35V
CAP.TANT,1.OUf $10 \% 35 \mathrm{~V}$ SWITCH

SWITCH, SLIDE DPDT

DESCRIPTION
DUAL OP AMP (SEL LM1458)
OPERATIONAL TRANS AMP
QUAD 2 INPUT NAND GATE TRANSISTOR,NPN TRANSISTOR,PNP TRANSISTOR,ASSY.NPN/PNP FET P-CHANNEL FET N-CHANNEL (MOT 2N5459) FET N-CHANNEL (MOT 2N5459) DIODE,SIGNAL DIODE
CAP MICA 680pf $10 \% 100 \mathrm{~V}$ CAP. D TANT $10 \mathrm{uf}+50 \%-20 \%, 35 \mathrm{~V}$ RES. 1.87K $3 \%+3500$ PPM TC SLIDE POT 1M. LOG. SLIDE POT 100K LOG.

SLIDE POT 100K LINEAR TRIM POT $10 K$ TRIM POT 100 K SLIDE SWITCH DPDT SLIDE POT IM LOG

| P7,8,9,13 | 1001202 |
| :--- | :--- |
| P1,2,4,10,11,12,16 | 1001201 |
| S11 | 1902602 |
| S11 | 1902601 |
| T4 | 1000913 |
| T5 | 1000911 |
| T1,2,3 | 1000915 |
| S1-10 | 1902401 |

### 7.4 POWER SUPPLY-I

reference

## Al

Q1,2
Q3 1301801
Q4 1301701
Q5 130220
Q6 130280

CR1-4 120040
C2,3 11006
C4.5 120170
T1,2 10009
F1 1700401
TR1 5701101

### 7.5 BOARD A-II

REFERENCE
CR1-7
Q1,2,6,8
Q4 1303901
Q3 130130
Q7 1301701

Q5
Z2,4
Z3,5
Z1
R23,R27
R29
R30
C11,12
C15
C8
S1 1900801
S2 1902401
7.6 BOARD A-II (with PPC)

| REFERENCE | ARP PART NUMBER |
| :--- | :--- |
| CR2,3,4,5,6,7 | 1200301 |
| $8,9,10$ |  |
| Q1,2,6,8 | 1302801 |
| Q4 | 1303901 |
| Q3 | 1301301 |
| Q5 | 5600101 |
| Z2,4 | 1401101 |
| Z3,5 | 1400801 |
| Z1 | 1400601 |
| R23 | 1000909 |
| R30 | 5700701 |
| C11,12, 16, 17 | 1100609 |
| C15 | 1100601 |
| C8 | 1100901 |

B2801-006-2D
B2801-006-3D
12-000-0054
02-481-0008
U201R503B
U201R253B
U201R104B
01-481-0006

ARP/MFG NUMBER
U6E7723393C
2N6179
2N5232
2N5172
2N5367
2N6076
IN4448
TAG-00-10/35-50/20
B-41010-250/50
U201R104B
MCV-1/16
C2804-008

ARP/MFG NUMBER
1N4148
2N6076
1 MF 3958
LS4392
2N5172
A8000-012
A2801-008/SL19988
A2801-009/SL19986
A2803-002
U201R103B
B2801-010-2
B2801-006-1
TAG-00-1/35-20/20
TAG-00-22/16-20/20
WCR1P47
02-481-0001
01-481-0006

ARP/MFG NUMBER
1N4148

2N6076
IMF3958
2N4392
8000-012
LM1458
LM301AN
CD4011AE
U201R103B

G-0-001-G-20-0
G-0-022-D-20-0 WCR1P47

## SLIDE POT 100K LOG

SLIDE POT 100K LINEAR
SWITCH 115 VAC
SWITCH 230 VAC
TRIM POT 50K, $1 / 4 \mathrm{~W}, 20 \%$ TRIM POT 25K, 1/4W,20\% TRIM POT 100K, $1 / 4 \mathrm{~W}, 20 \%$ SLIDE SWITCH DPDT

## DESCRIPTION

VOLTAGE REGULATOR
TRANSISTOR,NPN,POWER
TRANSISTOR,NPN
TRANSISTOR,NPN
TRANSISTOR,PNP
TRANSISTOR,PNP
DIODE,RECTIFIER
CAP.,TANT,10Uf, $+50-20 \%, 35 \mathrm{~V}$
CAP.,ELECT.,250mf,+50-10\%,50V
TRIM POT., $100 \mathrm{~K},+20 \%, 1 / 4 \mathrm{~W}$
FUSE,PIGTAIL,1/16A,250V
TRANSFORMER

## DESCRIPTION

DIODE, SILICON, SIGNAL TRANSISTOR,PNP TRANSISTOR,SILICON,J-FET TRANSISTOR,N-CHANNEL FET TRANSISTOR,NPN TRANSISTOR,NOISE,SEL(2N5172)
AMPLIFIER,OPL,TESTED LM1458
AMPLIFIER,OPL,TESTED LM3OIAN
IC,QUAD 2 INPUT NAND GATE
POT.,ROTARY,LIN, $1 / 4 \mathrm{~W}, 20 \%, 10 \mathrm{~K}$
POT.,ROTARY,LIN, 30\%,100K
POT.,SLIDE,AUD,1/3W,30\%,1M
CAP.,TANT, $35 \mathrm{~V}, 20 \%, 1 \mathrm{uf}$
CAP.,TANT, $16 \mathrm{~V}, 20 \%, 22 \mathrm{uf}$
CAP.,P CARB, $100 \mathrm{~V}, 10 \%, 0.47 \mathrm{uf}$
SWITCH,ROCKER,DPTT
SWITCH,SLIDE,DPDT

## DESCRIPTION

DIODESIGNAL

TSTR PNP GENERAL PURPOSE
TSTR N CHANNEL
TSTR N CHANNEL
TSTR NPN SELECT
IC OP AMP DUAL
IC OP AMP
IC GATE $4 \times 2 I$ NAND
TRIM POT $10 \mathrm{~K} 1 / 4 \mathrm{~W} 30 \%$
SLIDE POT AUD $1 \mathrm{M}, 1 / 3 \mathrm{~W} 30 \%$
CAP TANT IUF $35 \mathrm{~V} 20 \%$
CAP TANT 22UF $16 \mathrm{~V} 20 \%$
CAP PLASTIC .47UF $100 \mathrm{~V} 10 \%$

### 7.7 BOARD B-II

| REFERENCE | ARP PART NUMBER |
| :--- | :--- |
| CR1-10 | 1200301 |
| Q3,19,20 | 1302901 |
| Q4,12,18 | 1303001 |
| Q11,17 | 1302701 |
| Q6,7,13,14 | 7500801 |
| Q8,9,15,16,10 | 5600201 |
| Q1,5,10 | 5600202 |
| Q2 | 1303901 |
| Z3,6 | 1400501 |
| Z1,2,5 | 5601801 |
| Z4 | 5602001 |
| R48,113 | 1000105 |
| R42,44,55,80,104, | 1000915 |
| 118,141 | 5700703 |
| R1,2,38,40,82,114, |  |
| 116,143 | 5700702 |
| R34,49,51,77,108, | 5700701 |
| 111,138 | 1100612 |
| R15 | 1101205 |
| C5,6 |  |
| C11,15 |  |

### 7.8 BOARD C-II

| REFERENCE | ARPPART NUMBER |
| :--- | :--- |
| M1 | 7210500 |
| CR1-22 | 1200301 |
| Q2,3,4,6,8,10,13 |  |
| 16,18 | 1301701 |
| Q1,5,7,9,11 | 1302801 |
| Q12 | 1304601 |
| Z1 | 5601901 |
| R67 | 1000901 |
| R68,69 | 1000911 |
| R70,71 | 1000915 |
| R74,76,77,85,86,88 | 5700701 |
| R78,79,80,84 | 5700702 |
| R72,73,75,81,82, | 5700703 |
| 83,87 |  |
| C7,8 | 1100602 |

### 7.9 POWER SUPPLY-III

| REFERENCE | ARP PART NUMBER |
| :--- | :--- |
| CR1-4 | 1200401 |
| Q1,5 | 1303401 |
| Q4,6 | 1302901 |
| Q2,3 | 1303001 |
| Z1 | 1401301 |
| R5,11 | 1000915 |
| C3,4 | 1100612 |
| C1,5 | 1101701 |
| T1 | 5701101 |
| F1 | 1700402 |

ARP/MFG NUMBER
1N4448
2N6179
2N3904
2N3906
U6A7723393C
U201R104B
TAG-00-10/35-50/20
B41010-250/50
C2804-008
MDV-1/8

DESCRIPTION
DIODE,SILICON,SIGNAL TRANSISTOR,SILICON,NPN TRANSISTOR,SILICON,PNP TRANSISTOR,SILICON,PNP TRANSISTOR PAIR,NPN/PNP TRANSISTOR,FET,SEL, (2N5459,ORN) TRANSISTOR,FET,SEL,(2N5459,YEL) TRANSISTOR,DUAL J-FET TRANSISTOR ARRAY,NPN OP-AMP,TESTED LM1458 QUAD 2-INPUT NAND GATE RES,WIRE WOUND 3\% 1.87K

POT,ROTARY,LIN,,1/4W,20\%,100K

POT,SLIDE,LIN, $1 / 3 \mathrm{~W}, 30 \%, 100 \mathrm{~K}$

POT,SLIDE,AUD,1/3W,30\%,100K
POT,SLIDE,AUD,1/3W,30\%,1M
CAP,TANT, $35 \mathrm{~V}, 20 \%$, 10 uf
CAP,S.MICA. $500 \mathrm{~V}, 5 \%, 680 \mathrm{pf}$

## DESCRIPTION

PC BD ASSY,VCF 4075 MODULE DIODE,SILICON,SIGNAL

TRANSISTOR,NPN
TRANSISTOR,PNP
TRANSISTOR,NPN
AMPLIFIER,OPL,TESTED LM30IAN
POT.,ROTARY,LIN, $1 / 4 \mathrm{~W}, 20 \%, 100$
POT.,ROTARY,LIN, $1 / 4 \mathrm{~W}, 20 \%, 25 \mathrm{~K}$
POT.,ROTARY,LIN, $1 / 4 \mathrm{~W}, 20 \% 100 \mathrm{~K}$
POT.,SLIDE,AUD, $1 / 3 \mathrm{~W}, 30 \%, 1 \mathrm{M}$
POT.,SLIDE,AUD, $1 / 3 \mathrm{~W}, 30 \% 100 \mathrm{~K}$
POT.,SLIDE,LIN,1/3W,30\%,100K

CAP.,TANT,20V,10\%,3.3uf

## DESCRIPTION

RECTIFIER,SILICON, $75 \mathrm{~V}, 200 \mathrm{MA}$ TRANSISTOR,NPN,PWR TRANSISTOR,SILICON,NPN TRANSISTOR,SILICON,PNP IC, VOLTAGE REGULATOR POT.,ROTARY,LIN, $1 / 4 \mathrm{~W}, 10 \%, 100 \mathrm{~K}$
CAP TANT, $35 \mathrm{~V},+50 \%-20 \%$, 10 uf
CAP ELECT, $50 \mathrm{~V},+50 \%-10 \%, 250 \mathrm{u} f$ TRANSFORMER,POWER
FUSE,PIGTAIL,1/8A,250V


[^0]:    NOTE: A/though the circuit description above is for the Power Supply - // Board, the information applies to the the Power Supply - I Board as well. The schematics and reference numbers for the two supplies are different, but the circuits are the same.

