## How to Design Analog Circuits -Amplifying AC Signals



One of the most important uses for the transistor is in an amplifier circuit. This month, we'll look at how a onestage transistor amplifier works, as well as how to design one.


FIG. 1-COMMON-EMITTER AMPLIFIER using a bipolar transistor.

IN THE PREVIOUS PART OF THIS SERIES, WE looked at different bias circuits and analyzed the DC behavior of a one-stage transistor amplifier. But merely biasing a transistor at the quiescent operating point does not produce a functional circuit. The transistor must also be capable of amplifying an AC signal.

When an AC signal is applied to a transistor amplifier stage, many of the transistor parameters, such as gain $(\beta)$, change from the nominal DC value. Also, for the circuit to be functional, several components must be added to the basic DC circuit. For example, a load resistor must be included so that the output signal can be obtained; and capacitors must be added so that the AC signal does not upset the DC bias voltages. This month, we will analyze the behavior of a one-stage transistor amplifier when an AC signal is applied to it. We will also look at a complete step-by-step design example.

## AC bipolar transistor analysis

Last time, we discussed several bias circuits for establishing the collector-to-
emitter voltage $\left(\mathrm{V}_{\mathrm{CE}}\right)$ at the quiescent operating point (no-input signal condition). For our analysis of AC operation, we'll use the simplest bias circuit that we described last time, as shown in Fig. 1. The circuit shown in Fig. 1 also includes a sinusoidal voltage source, a load resistor, and two capacitors.

The sinusoidal AC voltage source is $\mathrm{V}_{\text {in }}$ and since no voltage source is perfect, its internal impedance is not equal to zero. Here, the internal impedance of the generator is shown as $\mathrm{R}_{\text {gen }}$.

The signal from the generator is connected to the base of the transistor through capacitor Cl . That capacitor prevents the bias current provided by $R_{B}$ from flowing into the generator and to ground through $\mathrm{R}_{\text {gen }}$ and thus upsetting the quiescent operating point. At the same time, the value of the capacitor is large enough to allow the AC signal from the generator to pass through it to the transistor.

The AC signal that appears at the base of the transistor is amplified by the transistor. The resulting amplified signal appears across $\mathrm{R}_{\mathrm{C}}$ and is applied to the
load resistor through capacitor C2. Capacitor C2 prevents the DC voltage at the collector of the transistor from appearing across load resistor $\mathrm{R}_{\mathrm{L}}$ while passing the amplified AC signal present at that point in the circuit. Capacitor C2 prevents the DC collector voltage from being affected by the presence of $\mathrm{R}_{\mathrm{L}}$ in the circuit.

The voltage across $R_{C}$ is $I_{C} \times R_{C}$, where $I_{C}$ is the $D C$ collector current. Because of that, the collector voltage is:

$$
V_{c}=V_{c c}-I_{c} \times R_{c}
$$

If capacitor C 2 were not present, $\mathrm{R}_{\mathrm{L}}$ would complete a DC current path from $\mathrm{V}_{\mathrm{CC}}$ through $\mathrm{R}_{\mathrm{C}}$ to ground. The additional current, $\mathrm{I}_{\mathrm{L}}$, would add to $\mathrm{I}_{\mathrm{C}}$ to determine the total DC current flowing through $R_{C}$. The voltage across $R_{C}$ would be $\left(I_{C}+I_{L}\right) R_{C}$. The voltage at the collector $\left(\mathrm{V}_{\mathrm{C}}\right)$ would drop to $\mathrm{V}_{\mathrm{CC}}-\left(\mathrm{I}_{\mathrm{C}}+\right.$ $\left.\mathrm{I}_{\mathrm{L}}\right) \mathrm{R}_{\mathrm{C}}$.

But what is $\mathrm{R}_{\mathrm{L}}$ doing in the circuit? It represents the AC load on the output of the transistor. If this were an audio power amplifier, $\mathrm{R}_{\mathrm{L}}$ could represent the im-
pedance of a loudspeaker. If this collector circuit were connected to the input of a second transistor to get additional gain, $\mathrm{R}_{\mathrm{L}}$ would be the input impedance of that second transistor circuit.

The circuit around the transistor affects the operation of the transistor just as the various transistor parameters affect the overall circuit performance.

We discussed alpha and beta and described how DC current at the input of a transistor is amplified and appears at the output. The output current is beta times the input current. A similar amplification takes place due to the AC current gain, or AC beta, of the transistor. Although the Greek letter $\beta$ is usually used to indicate that parameter, some specification sheets use the hybrid parameter, $\mathrm{h}_{\mathrm{fe}}$. They both have the same meanings.

The AC beta and DC beta can be derived from the common-emitter curves of the transistor. A typical set of curves is drawn in Fig. 2. Let us assume that a load


FIG. 2-TYPICAL CHARACTERISTIC CURVES of a bipolar transistor.
line was plotted and that the quiescent operating point, Q , was chosen as shown. At the quiescent operating point, the idling base current is $\mathrm{I}_{\mathrm{B} 3}$, the idling collector current is $\mathrm{I}_{\mathrm{C} 3}$, and the collector-toemitter voltage is $\mathrm{V}_{\text {CEQ }}$. Since the DC beta ( $\beta_{\mathrm{DC}}$ ) is simply the ratio of collector current to base current at any one point on the curves, $\beta_{\mathrm{DC}}$ is equal to $\mathrm{I}_{\mathrm{C} 3} / \mathrm{I}_{\mathrm{B} 3}$.

The AC beta, $\beta_{\mathrm{AC}}$, is the ratio of a change in collector current to a change in base current at a specific collector-emitter voltage, $\mathrm{V}_{\text {CEQ }}$. We can use that concept to determine the value of $\beta_{\mathrm{AC}}$ from the curves. It is equal to:

$$
\begin{equation*}
\beta_{\mathrm{AC}}=\frac{\mathrm{I}_{\mathrm{C} 4}-\mathrm{I}_{\mathrm{C} 2}}{\mathrm{I}_{\mathrm{B} 4}}-\mathrm{I}_{\mathrm{B} 2} \quad \frac{\Delta \mathrm{I}_{\mathrm{C}}}{} \tag{1}
\end{equation*}
$$

$\Delta l_{B}$
Hereafter, as is commonly done throughout our industry, we will refer to the AC beta simply as beta and apply the symbol $\beta$ to it. For the DC beta, we will retain the symbol $\beta_{D C}$.

It is difficult to determine the AC alpha of the transistor from the curves because


FIG. 3-DIFFERENT CIRCUIT CONFIGURATIONS for the bipolar transistor. The common-collector circuit is shown in $a$. The common-base circuit is shown in $b$.
the section of the curves that we are interested in are almost perfectly horizontal and, as a result, alpha is very close to 1. However, $\alpha_{\mathrm{AC}}$ (or $\alpha$ ) can be determined from the AC beta using the same equation used for determining $\beta_{\mathrm{DC}}$.

$$
\begin{equation*}
\alpha=\frac{\beta}{1+\beta} \tag{2}
\end{equation*}
$$

Another important parameter when analyzing the AC performance of a transistor is the emitter resistance. When we were analyzing the DC performance of a transistor, $\mathrm{R}_{\mathrm{E}}$ was an actual resistor connected to the emitter of the transistor and it was the only resistance of significance in the emitter circuit. But when an AC signal passes through the transistor, there is also an internal AC resistance that is in the emitter of the transistor itself. That resistance, $\mathrm{r}_{\mathrm{e}}$, can be determined from the following equation:

$$
\begin{equation*}
r_{e}=\frac{26}{I_{C}} \tag{3}
\end{equation*}
$$

In equation $3, I_{C}$ is expressed in milliampers and $r_{c}$ in ohms. When analyzing the AC performance of a common-emitter transistor amplifier, the resistance in the emitter circuit is $r_{e}+R_{E}$. When that is reflected as a resistance into the base circuit, the sum is multiplied by the AC beta.

The collector resistance, $\mathrm{r}_{\mathrm{c}}$ and $\mathrm{r}_{\mathrm{d}}$, were discussed in the article on bias circuits that appeared in the September issue. The methods for determining those resistances were covered there and those methods remain the same.

As a final parameter to be noted here, we will consider the base resistance, $\mathrm{r}_{\mathrm{b}}$. That is usually an insignificant factor when doing a design. The AC resistance $r_{b}$ is considered as being in series with the base. It is usually between 500 and 1000 ohms - values that can be ignored in most designs.

## AC bipolar-transistor amplifiers

Using the parameters detailed above, we can now define several AC characteristics of the circuit shown in Fig. 1.

The input impedance seen looking into
the base circuit itself, is:

$$
\begin{equation*}
R_{\text {in }}=r_{\mathrm{b}}+\beta\left(R_{E}+r_{e}\right) \tag{4}
\end{equation*}
$$

The generator sees that resistance in parallel with $R_{B}$ because the upper terminal of $R_{B}$ is connected to $+V_{C C}$ and that terminal is at AC ground through the power supply. (The $+\mathrm{V}_{\mathrm{CC}}$ terminal is $+\mathrm{V}_{\mathrm{CC}}$ volts above DC ground. But an ideal voltage source has zero impedance. Because of that, the $+\mathrm{V}_{\mathrm{Cc}}$ point is treated as being at signal or AC ground.)

The output impedance seen looking back into the collector circuit is:

$$
\begin{equation*}
R_{\text {out }}=\frac{r_{\mathrm{d}}\left[\left(R_{\text {gen }}+r_{\mathrm{b}}\right)+\beta\left(r_{\mathrm{e}}+R_{E}\right)\right]}{R_{\text {gen }}+r_{\mathrm{b}}+r_{\mathrm{e}}+R_{E}} \tag{5}
\end{equation*}
$$

Note that the impedance of the generator and the base resistance are reflected from the input of the transistor to the output. Both factors therefore appear in equation 5. The load resistance, $R_{L}$, sees $R_{\text {out }}$ in parallel with $R_{C}$. The current gain $\left(A_{i}\right)$ and voltage gain ( $\mathrm{A}_{\mathrm{v}}$ ) for the circuit shown in Fig. 1 are:

$$
\begin{gather*}
A_{1}=\beta  \tag{6}\\
A_{v}=\frac{R_{L} \| R_{C}}{R_{E}+r_{e}} \tag{7}
\end{gather*}
$$

where $R_{L} \| R_{C}$ is the resistance of $R_{C}$ and $R_{L}$ connected in parallel. The power gain, $G$, is the product of $A_{i}$ and $A_{v}$.

In the common-collector circuit shown in Fig. 3-a, the input impedance of the transistor is calculated using equation 4 , but $R_{E}$ is usually much larger here than when specified for the common-emitter arrangement. The generator still sees $R_{B}$ in parallel with $\mathrm{R}_{\text {in }}$. As for the output resistance $\mathrm{R}_{\text {out }}$ (the resistance seen when looking back into the transistor), it is the sum of $\mathrm{r}_{\mathrm{c}}$ and the total resistance in the base circuit divided by beta. The resistance in the base circuit is the sum of $\mathrm{r}_{\mathrm{b}}$ and the parallel combination of $\mathrm{r}_{\mathrm{gen}}$ and $\mathrm{R}_{\mathrm{B}}$.

The voltage gain of the commoncollector circuit itself is approximately equal to 1 . The combination of a relatively low input impedance, a high output impedance (as already stated. $R_{E}$ is usual-
ly specified to be a high resistance) and a voltage gain approximately equal to 1 , makes the common collector circuit ideal in buffer amplifier applications. The current and power gains are approximately equal to beta.

The common-base circuit is shown in Fig. 3-b. The input impedance seen by the generator is the parallel combination of $R_{E}$ and $R_{i n}$, where:

$$
\begin{equation*}
R_{\text {in }}=r_{e}+\frac{r_{b}+R_{B}}{\beta} \tag{8}
\end{equation*}
$$

The output resistance seen by the load resistance is the parallel combination of $\mathrm{R}_{\mathrm{C}}$ and $\mathrm{R}_{\mathrm{out}}$, where:

$$
\begin{equation*}
R_{\text {out }}=\frac{r_{c}\left[\beta\left(r_{e}+r_{g e n}\right)+\left(r_{b}+R_{B}\right)\right]}{\beta\left(r_{e}+r_{\text {gen }}+r_{b}+R_{B}\right)} \tag{9}
\end{equation*}
$$

The current gain of the circuit is equal to $\alpha$ or slightly less than 1 . Both the voltage gain and the power gain are equal to:

$$
\begin{equation*}
A_{v}=G=\frac{R_{L} \| R_{C}}{r_{e}} \tag{10}
\end{equation*}
$$

To find the voltage and power gain of the overall circuit, simply add $r_{\text {gen }}$ to $r_{c}$ in the denominator in equation 10.

## A step-by-step design

The equations given in this article can be used to design actual circuits. As an example, let us again consider the circuit shown in Fig. 1. You would start the design of the circuit by knowing the power-supply voltage as well as the beta of the transistor. For this example, let us assume that $\mathrm{V}_{\mathrm{CC}}=9$ volts and that $\beta=$ 300. Next, determine the load resistance, $\mathrm{R}_{\mathrm{L}}$, that the circuit will be connected to. Let's assume you must feed a 10,000 ohm load. The collector resistor, $\mathrm{R}_{\mathrm{C}}$, should be between $10 \%$ and $25 \%$ of $R_{L}$ so that the AC load line will not differ by much from the DC load line. (We will discuss that factor in more detail in a future article on power amplifiers). A good compromise is to make $\mathrm{R}_{\mathrm{C}}$ equal to 2700 ohms. The resistance in the collector circuit is 10,000 ohms in parallel with 2700 ohms, or 2100 ohms . If the circuit is to provide a voltage gain of 10 , then the ratio of the resistance in the collector circuit to the resistance in the emitter circuit should be 10. Using that information, the emitter resistance should be $2100 / 10=210$ ohms. But what portion of the 210 ohms does the $r_{c}$ in the transistor provide and what portion of the 210 ohms does emitter resistor $R_{E}$ provide? To determine that, we must know the collector (or emitter) current.

If the power-supply is 9 volts, ideally we want one-half of that or 4.5 volts at the collector. If that were the quiescent collector voltage, the signal could swing, at least ideally, from 0 to 9 volts around the 4.5 -volt quiescent setting. To achieve that, 4.5 volts must be across the 2700 -


FIG. 4-COMMON-SOURCE AMPLIFIER circuit is shown here.
ohm collector resistor $\left(\mathrm{R}_{\mathrm{C}}\right)$. The collector current, $\mathrm{I}_{\mathrm{C}}$, is then equal to $4.5 / 2700=$ 1.67 mA . Plugging that information into equation 3, we find that $r_{c}$ is equal to $26 / 1.67=15.6$ ohms. Since the total maximum resistance in the emitter circuit is 210 ohms, $R_{E}$ can be as high as 210 15.6 ohms or 194.4 ohms, Use a standard 180 -ohm resistor for $\mathrm{R}_{\mathrm{E}}$.
To get a collector current of 1.67 mA , the base current, $\mathrm{I}_{\mathrm{B}}$, must be 1.67 mA divided by the beta of the transistor. Therefore, $\mathrm{I}_{\mathrm{B}}=1.67 / 300=5.6 \mu \mathrm{~A}$. Base current is provided by the 9 -volt supply and flows through $R_{B}$, through the base-emitter junction, and then through $R_{E}$. Hence the base current, $I_{B}$, is equal to $9 /\left(R_{B}+R_{E}\right)=5.6 \mu \mathrm{~A}$. The base-toemitter voltage, $\mathrm{V}_{\mathrm{BE}}$, is ignored because it is negligible compared to 9 volts. Going through the algebra to determine $\mathrm{R}_{\mathrm{B}}$, we find it is about 1.5 megohms.

Taking that one step further, assume the impedance of the generator, $\mathrm{r}_{\mathrm{gen}}$, is 10,000 ohms. That 10,000 ohms forms a voltage divider with the input impedance of the transistor. Using equation 4 and ignoring $\mathrm{r}_{\mathrm{b}}$, the input impedance is the parallel combination of $\beta\left(R_{E}+r_{c}\right)$ and $\mathrm{R}_{\mathrm{B}}$. Solving for the input impedance: $300(180+15.6)$ in parallel with $1.5 \times$ $10^{6}=56.470$ ohms. Due to the voltage divider formed by the generator and the input impedance of the transistor, the voltage that appears at the base of the transistor is equal to:

$$
\left(\frac{56,470}{56,470+10,000}\right) V_{\text {in }}=0.85 V_{\text {in }}
$$

Since the transistor receives only $.85 \mathrm{~V}_{\text {in }}$, the overall voltage gain of the circuit is the voltage gain of the transistor multiplied by 0.85 . The voltage gain of the transistor is calculated using equation 7 : $\mathrm{A}_{\mathrm{V}}=2100 / 195.6=10.74$. The voltage gain for the overall circuit is $10.74 \times .85$, or 9.1 . That is slightly below our desired gain of 10 . To increase the gain, $\mathrm{R}_{\mathrm{E}}$ must be reduced.

Similar procedures can be used to design common-collector and commonbase circuits.

## FET amplifiers

Few differences exist between the design procedures for a bipolar transistor amplifier and the design procedures for amplifiers using JFET's and MOSFET's. (The MOSFET is also commonly called an IGFET.) Thus, many of the parameters and design procedures that we've discussed so far can be applied to JFET and MOSFET amplifiers. The primary difference involves the polarity of the bias voltage that is applied to the gate of those devices. (The gate is the equivalent of the base terminal of a bipolar transistor.) In the equations used for determining gain and impedance, there are no distinctions between the FET devices and the bipolar transistor.

The three basic circuit configurations


FIG. 5-COMMON-DRAIN FET AMPLIFIER circuit is shown here.


FIG. 6-COMMON-GATE FET AMPLIFIER circuit is mainly used in high-frequency applications.
for the JFET are shown in Figs. 4 through 6. Although the configurations are shown using JFET's, the MOSFET can be substituted instead of the JFET's in those circuits. The common-gate circuit drawn in Fig. 6 is seldom used in audio applications. It is primarily used in highfrequency applications.

Voltage gain as well as the input and output impedances, are the primary concerns of the designer. Because of the high input-impedance of both the JFET and MOSFET devices, the input current is just about zero. Thus, the current gain and the power gain of the device approaches infinity. There are, of course, limits to those gains. Here, the only gain to be considered is voltage gain, $\mathrm{A}_{\mathrm{v}}$. It is related to the transconductance of the FET, $\mathrm{g}_{\mathrm{m}}$. (We will use the term FET to refer to both JFET and MOSFET devices.)

As you may recall, transconductance is
the ratio of a change in drain current to a change in gate voltage. The voltage gain of an FET device in the common-source arrangement is the transconductance multiplied by the AC load impedance connected to the drain of the FET. In Fig. 4, that load impedance is the parallel combination of $\mathrm{R}_{\mathrm{L}}$ and $\mathrm{R}_{\mathrm{D}}$. Thus, the equation for calculating the gain of the circuit is:

$$
\begin{equation*}
A_{v}=\frac{g_{m}\left(R_{D} \| R_{L}\right)}{1+g_{m} R_{s}} \tag{11}
\end{equation*}
$$

That equation, and the fact that the input and output impedance are $R_{G}$ and $R_{D}$ respectively, was noted in the article that appeared in the September 1982 issue. But a complication still exists.

Because of the high input-impedance, capacitance between terminals of the FET become significant. That factor is relatively unimportant when analyzing bipolar transistor circuits because the internal resistance of the bipolar transistor is low. The low internal resistance effectively shorted those capacitances and they had little effect, especially at low operating frequencies. But that is not so with FET's.

As far as the JFET is concerned, capacitances exist between the gate and source, $\mathrm{C}_{\mathrm{gs}}$; and between the gate and drain, $\mathrm{C}_{\mathrm{gd}}$ (sometimes called $\mathrm{C}_{\mathrm{rss}}$ ). When added together, the two capacitances are equal to $\mathrm{C}_{\text {iss }}$. That is the input capacitance of a common-source circuit when the output of the transistor is shorted. If the output has a normal load rather than being shorted, the input capacitance is essentially $C_{\text {iss }}+g_{m} R_{D} C_{g d}$. Because of that capacitance, the gain of the circuit decreases as the operating frequency increases. The frequency at which the gain is down 3 dB (or .707) from its maximum gain is called $f_{\mathrm{o}}$. That frequency can be calculated using the following equation:

$$
\begin{equation*}
f_{0}=\frac{1}{2 \pi R_{D}\left(C_{d s}+C_{g d}\right)} \tag{12}
\end{equation*}
$$

It should be noted that the maximum gain is assumed at about $f_{\mathrm{o}} / 4$, while it is about $1 / 2.24$ of its maximum gain at $2 f_{0}, 1 / 4$ at $4 f_{\mathrm{o}}, 1 / 8$ at $8 f_{\mathrm{o}}, 1 / 16$ at $16 f_{\mathrm{o}}$, and so on.
Note capacitor $\mathrm{C}_{\mathrm{ds}}$ in equation 12. That is the drain-to-source capacitance. It is negligible in JFET designs, but $\mathrm{C}_{\mathrm{ds}}$ affects the high-frequency gain significantly in an MOSFET circuit. That is because the drain-to-source resistance ( $\mathrm{r}_{\mathrm{ds}}$ ) of the JFET is much lower than the 3 MOSFET. In the JFET, that drain-tosource resistance shunts $\mathrm{C}_{\mathrm{ds}}$ sufficiently to make it negligible.

You can use equation 12 to calculate the frequency where the gain is down 3 dB from its maximum when the output resistance of the voltage source is insignificant compared to the input resistance of the amplifier. That is frequent-
ly true. If, however, the resistance ( $\mathrm{r}_{\text {gen }}$ ) is comparable in size to the input impedance of the amplifier, $f_{\mathrm{o}}$ becomes:

$$
\begin{equation*}
f_{0}=\frac{1}{2 \pi r_{g e n}\left(C_{\text {iss }}+g_{m} R_{D} C_{g d}\right)} \tag{13}
\end{equation*}
$$

The general design procedure is to first determine the gain at low frequencies and then calculate $f_{\mathrm{o}}$ by using equation 12 or 13. As an example, let's consider the circuit shown in Fig. 4 where $R_{D}=$ 12,000 ohms, $\mathrm{R}_{\mathrm{L}}=10,000$ ohms, $\mathrm{R}_{\mathrm{S}}=$ 470 ohms, $R_{G}=470,000$ ohms, and $r_{\text {gen }}$ $=470,000$ ohms. Let's also assume that the FET has the following parameters: $\mathrm{V}_{\mathrm{p}}$ $=3$ volts, $\mathrm{I}_{\mathrm{DSs}}=2 \mathrm{~mA}, \mathrm{r}_{\mathrm{ds}}=5,000$ ohms, $\mathrm{C}_{\mathrm{gs}}=7.5 \mathrm{pF}$ and $\mathrm{C}_{\mathrm{gd}}=2 \mathrm{pF}$. Determine the various characteristics of the circuit.

First, we must calculate $g_{m}$ at the quiescent operating point. To calculate $\mathrm{g}_{\mathrm{m}}$, we must know the drain current. It is:

$$
I_{D}=I_{\text {Dss }}\left(1-\frac{\left|V_{G S}\right|}{\left|V_{\mathrm{P}}\right|}\right)=2 \times 10^{-3}\left(1-\frac{\left|V_{G S}\right|}{3}\right)^{2}
$$

We do not know $\mathrm{V}_{\mathrm{GS}}$, but can determine it from the following equation.

$$
V_{G S}=I_{D} R_{S}=470 I_{D}
$$

Substituting $\mathrm{V}_{\mathrm{GS}}$ into the equation for $\mathrm{I}_{\mathrm{D}}$ and solving for $\mathrm{I}_{\mathrm{D}}$, we find it equal to 1.27 mA . Consequently, $\mathrm{V}_{\mathrm{GS}}=470 \mathrm{I}_{\mathrm{D}}=$ 0.597 volt.

Using that information, we can find $\mathrm{g}_{\mathrm{m}}$ :

Now, we can use equation 11 to determine the AC voltage gain, which calculates out to be 3.88 . If a large-value capacitor were across $\mathrm{R}_{\mathrm{S}}$, the shorted resistor would be considered as being at 0 ohms in equation 11. The equation would then be $g_{m}\left(R_{D} \| R_{L}\right)=5.82$. With the capacitor in the source circuit, the gain has been increased by $(5.82-3.88) 100 /$ $3.88=50 \%$.

The input impedance seen by the generator is $R_{C}$ and that is 470,000 ohms. Since the generator and $R_{G}$ are both 470,000 ohms, half of the generator's voltage appears at the input of the transistor. Because of that, the gain of the overall circuit including the generator, is just one-half of the gain of the transistor circuit with only its load and biasing components.

Because the generator's impedance is significant, the gain is down 3 dB of the maximum at 9783 Hz . That is determined by substituting $4.7 \times 10^{5}$ for $\mathrm{r}_{\text {gen }}$, $9 \times 10^{-12}$ for $\mathrm{C}_{\text {iss }}, 10.68 \times 10^{-4}$ for $\mathrm{g}_{\mathrm{m}}$, $1.2 \times 10^{4}$ for $R_{D}$, and $2 \times 10^{-12}$ for $\mathrm{C}_{\mathrm{gd}}$ in equation 13 .

Load resistance $R_{L}$ sees an output impedance equal to $R_{D}$ or 12,000 ohms, in parallel with the drain-to-source re-
sistance $r_{d}$, which is specified as 5000 ohms. That is true only if $R_{S}$ is shunted by a large capacitor. Otherwise, the resistance increases to $R_{D}$ in parallel with $R_{\text {out }}$. With $R_{s}=470$ ohms, as stated previously, output impedance $\mathrm{R}_{\text {out }}$ is equal to:

$$
r_{d s}+\left(1+g_{m} r_{d s}\right) R_{s}=7480 \text { ohms }
$$

As for the common-drain circuit, the input impedance is equal to the resistor at the gate input, while the output impedance seen by the load is essentially $R_{S}$ shunted by $1 / g_{m}$. The gain is approximately equal to 1 .

The common-gate circuit has a voltage gain equal to:

$$
\begin{equation*}
A_{v}=\frac{g_{m} R_{D}}{1+g_{m} R_{S}} \tag{14}
\end{equation*}
$$

The circuit has a low input impedance that is equal to $\mathrm{K}_{\mathrm{s}}+1 / \mathrm{g}_{\mathrm{m}}$. The output impedance as seen by the load is approximately ecual to $R_{D}$. Because of its low input impedance, the significance of the capacitances at the input of the circuit are minimal. Hence, the circuit is used primarily in high frequency applications.

## Noise

The amplifiers described so far are used to amplify low-level signals. Because of that, the relationship between the amount of noise present in the amplifier and the level of the input signal is significant. To determine the noise contribution of the circuit, we must first determine the lowest significant frequency reproduced by the amplifier $\left(f_{\mathrm{L}}\right)$ and the highest significant frequency reproduced by the amplifier $\left(f_{\mathrm{H}}\right)$. Then, a signal with a frequency equal to $\sqrt{f_{\mathrm{H}} f_{\mathrm{L}}}$ is fed to the circuit and its maximum undistorted output voltage is noted. The signal is removed and the remaining output voltage is noise. The ratio of signal voltage to noise voltage, expressed in dB , is:

$$
\begin{equation*}
d B=20 \log _{10} \frac{V_{\text {so }}}{V_{\text {no }}}=10 \log _{10} \frac{P_{\text {so }}}{P_{\text {no }}} \tag{15}
\end{equation*}
$$

Two noise specifications are frequently used in data sheets. Those are the noise factor, F, and the noise figure, NF. They are related by the equation $\mathrm{NF}=\log _{10} \mathrm{~F}$. $F$ is defined by the equation:

$$
\begin{equation*}
F=\frac{P_{\mathrm{si}} / P_{\mathrm{ni}}}{P_{\mathrm{so}} / P_{\mathrm{no}}} \tag{16}
\end{equation*}
$$

where $P_{s i}$ is the input power, $P_{n i}$ is the noise at the input generated by the circuit feeding the amplifier, $\mathrm{P}_{\mathrm{so}}$ is power at the output and $\mathrm{P}_{\mathrm{no}}$ is noise at the output. Low noise-figures and noise factors are most desirable for a transistor used at the input of an audio amplifier.

Curves are available to help you design low-noise circuits. It is a long and tedious task to apply those curves and they usual-
continued on page 82

## ANALOG DESIGN

ly give you no better results than you will get by applying a few rules of thumb. First choose a transistor where F or NF is low. From there on, rules differ for the different types of transistors.

When designing a bipolar transistor circuit, use the smallest practical resistor at the input to the base that is consistent with the functioning of the circuit. As a second rule, keep the idling collector voltage and current at a minimum.

As for FET's, choose a low-noise device with a high $\mathrm{g}_{\mathrm{m}}$. Next, bias the device as close to the $I_{D S S}$ curve as possible to make $\mathrm{V}_{\mathrm{GS}}$ as close to 0 volt as practical. Finally, do not necessarily use a small input resistor. There is one resistance at the input that will put the noise at a minimum. That value should be determined experimentally through the use of a substitution resistance box across the input circuit.

## Increasing gain

We found the gain of a one-stage amplifier to be pretty low. To get more gain, we must connect the output of one transistor to the input of a second transistor. Now the gain of two or more devices determine the overall gain of the circuit. In the next article, we will cover the design procedures for accomplishing that goal.

