Application Briefs

LOCK-IN AMPLIFIER USES SINGLE IC

by David R. Williams and William T. Lum*

The circuit of Figure 1, which combines a synchronous filter with a phase detector, will detect a modulated signal buried in noise. The de output is proportional to the modulated signal, while the underlying component of noise is smoothed by the RC filter. Although the technique has been used before, the circuit described here uses a single IC instrumentation amplifier (in this case, the AD520†). The circuit was developed for multi-channel radiometry, where economical circuitry and high performance are a desirable combination, but it should find application in many fields where signal-in-noise detection is required.




Figure 1. Synchronous demodulator

The operation of the circuit is illustrated in Figure 2. During the first half-cycle, FET Q1 is on and grounds the capacitor at A; at the same time, Q2 is off and presents a high impedance to the capacitor at B. The capacitor starts to charge up positively on the time constant R_1C . In the next half-cycle, the situation is reversed — Q2 is grounded and Q1 is open, the capacitor retains its previous charge and continues to charge negatively at B on the time constant $T = R_2C$, $(R_1 \cong R_2)$. In this way, the capacitor charges up to average value $\pm \Delta S/4$,




Figure 2. Waveforms at the input

†For information on the AD520, request L17.

which is differentially amplified to give $G_0\Delta S/2$ at the output. Only a signal which is coherent with the reference frequency will be amplified, and the random noise components will be smoothed by the RC network.

In operation, the circuit is found to have excellent zero level stability. When operating with T=1s and $G_0=100$, the long-term instability, noise plus drift at the output, is $\cong 1mV$ peak-to-peak.

The effective noise at the output can be calculated from the usual radiometer equation. For a modulated signal ΔS , masked in underlying noise N_{rins} , the signal/noise ratio at the output is given by

$$\left(\frac{S}{N}\right)_{\text{out}} = \frac{\Delta S}{N_{\text{rms}}} \left(\beta T\right)^{1/2} \tag{1}$$

where β is the bandwidth of the band-limited noise at the input and T = RC. For example, if $\triangle S = 10 \text{mV}$, $N_{rms} = 1 \text{V}$, $\beta = 10 \text{kHz}$, T = 1s, and $G_0 = 100$,

$$\left(\frac{S}{N}\right)_{OUT} = \frac{10^{-2}}{1} (10^4)^{\frac{1}{2}} = 1$$
 (2)

and $S_{out} = G_0 \triangle V_s = 1 \text{ V}$. Thus, a 10mV signal masked by 1 V_{rms} noise would just be detectable as a 1V signal at the output.

Besides its economy, there are a number of other advantages of the circuit. For example,

- The dc component of the signal-plus-noise is rejected by the amplifier's common-mode rejection (up to 120dB here).
- * The use of a single capacitor across the high-impedance input of the amplifier (instead of two capacitors to common) provides improved common-mode rejection for the unwanted noise components.
- The use of a classic instrumentation amplifier provides all of its expected benefits, including symmetrical (and high) input impedance, and stable gain, determined by a single gain resistor (once the scale resistor has been selected).
- The smoothing time constant, T = RC, is determined by a single high-quality (polystyrene or polycarbonate) capacitor, given R₁, R₂. The circuit performs with reference frequencies beyond 10kHz.

In practice, in order to balance the system, a large de signal is applied at the input, and R_{adj} is adjusted for zero de output. This, at the same time, balances the circuit for ac symmetry $(R_1 = R_2)$.

Still Available ANALOG-DIGITAL CONVERSION HANDBOOK

Published by Analog Devices, Inc., 402pp. Edited by Dan Sheingold. Only \$3.95. Use the reply card to order your copy on a pay-after-you've-looked-at-it basis.

^{*}Radio Astronomy Laboratory, University of California, Berkeley, Calif. 94720.